A Temperature- and Supply-Insensitive Fully On-Chip 1Gb/s CMOS Open-Drain Output Driver for High-Bandwidth DRAMs

スポンサーリンク

概要

• 論文の詳細を見る

• A fully on-chip open-drain CMOS output driver was designed for high bandwidth DRAMs, such that its output voltage swing was insensitive to the variations of temperature and supply voltage. An auto refresh signal was used to update the contents of the current control register, which determined the transistors to be turned-on among the six binary-weighted transistors of an output driver. Because the auto refresh signal is available in DRAM chips, the output driver of this work does not require any external signals to update the current control register. During the time interval while the update is in progress, a negative feedback loop is formed to maintain the low level output voltage (V_<OL>) to be eqtial to the reference voltage (V_<OL.ref>) which is generated by a low-voltage bandgap reference circuit. Test results showed the successful operation at the data rate up to 1Gb/s. The worst-case variations of V_<OL.ref> and V_<OL> of the proposed output driver were measured to be 2.5% and 7.5% respectively within a temperature range of 20℃ to 90℃) and a supply voltage range of 2.25V to 2.75V, while the worst-case variation of V_<OL> of the conventional output driver was measured to be 24% within the same ranges of temperature and supply voltage.

• 社団法人電子情報通信学会の論文
• 2002-01-01

著者

• PARK Hong-June

  VLSI Systems Laboratory, Pohang University of Science and Technology (POSTECH)

• Chung J‐y

  Hynix Semiconductor Inc. Ichon‐si Kor

• Kim Y‐h

  Changwon National Univ. Changwon‐si Kor

• Park H‐j

  Pohang Univ. Sci. And Technol. Kyungbuk Kor

• Park Hong-june

  Vlsi Systems Laboratory Pohang University Of Science And Technology (postech)

• Kim Young-hee

  Vlsi Design Laboratory Changwon National University

• Kim Young-hee

  Changwon National University

• Joo Jong-doo

  Hynix Semiconductor

• Wee J‐k

  Hynix Semiconductor Icheon Kor

• Wee Jae-kyung

  Hynix Semiconductor

• Park H‐j

  Pohang Univ. Sci. And Technol. (postech) Kor

• CHUNG Jin-Yong

  Hynix Semiconductor

• SOHN Young-Soo

  VLSI Systems Laboratory, Pohang University of Science and Technology (POSTECH)

• Park Hong-june

  Department Of Electrical Engineering Pohang University Of Science And Technology

• SOHN Young-Soo

  Department of Electrical Engineering, Pohang University of Science and Technology

• Sohn Young-soo

  Department Of Electrical Engineering Pohang University Of Science And Technology

• Sohn Young-soo

  Physics Department Hanyang University

関連論文

• A Low-Power Half-Swing Clocking Scheme for Flip-Flop with Complementary Gate and Source Drive
• Single-Chip Implementation of a 32-bit Motor-Drive-Specific Microcontroller with Floating-Point Unit (Special Issue on Integrated Electronics and New System Paradigms)
• A Broadband Waveguide Filter Design Using Electromagnetic Bandgap Substrate Covers(Recent Fundamental Technologies for Broadband Satellite Communications)
• Simple Formulas for Interconnect Delay and Crosstalk Considering the Transition Time of Ramp Signals
• Simple Formulas for Interconnect Delay and Crosstalk Considering the Transition Time of Ramp Signals
• Simple Formulas for Interconnect Delay and Crosstalk Considering the Transition Time of Ramp Signals
• Line Width Variation due to Global Topography
• Measurement-Based Line Parameter Extraction Method for Multiple-Coupled Lines in Printed Circuit Boards(Special Issue on Microwave and Millimeter Wave Technology)
• Power Distribution Network Design Using Network Synthesis in High-Speed Digital Systems(Microwaves, Millimeter-Waves)
• Pipelined Wake-Up Scheme to Reduce Power Line Noise for Block-Wise Shutdown of Low-Power VLSI Systems(Low-Power System LSI, IP and Related Technologies)
• A New CMOS Linear Transconductor
• A Temperature- and Supply-Insensitive Fully On-Chip 1Gb/s CMOS Open-Drain Output Driver for High-Bandwidth DRAMs
• Two-Phase Boosted Voltage Generator for Low-Voltage Giga-Bit DRAMs
• A Decision Feedback Equalizing Receiver for the SSTL SDRAM Interface with Clock-Data Skew Compensation(Integrated Electronics)
• An Analytic Time Jitter Equation of NRZ Signals in Uniformly Loaded PCB Transmission Lines
• CMOS Sense-Amplifier Type Flip-Flop Having Improved Setup/Hold Margin(Integrated Electronics)
• A Paired MOS Charge Pump for Low Voltage Operation(Electronic Circuits)
• Fully On-Chip Current Controlled Open-Drain Output Driver for High-Bandwidth DRAMs
• An 8-GS/s 4-Bit 340 mW CMOS Time Interleaved Flash Analog-to-Digital Converter(Analog Circuit Techniques and Related Topics)
• An 8-Bit 200MS/s CMOS Folding/Interpolating Analog-to-Digital Converter
• Characterization of 193 nm Chemically Amplified Resist during Post Exposure Bake and Post Exposure Delay
• Photoresist Exposure Parameter Extraction from Refractive Index Change during Exposure
• Adaptive Biasing Folded Cascode CMOS OP Amp with Continuous-Time Push-Pull CMFB Scheme
• A Temperature-Insensitive Current Controlled CMOS Output Driver
• Hg^-selective Fluorogenic Chemosensor Derived from 8-Aminoquinoline

もっと見る 閉じる

スポンサーリンク