Cho Soo-in | Dram Design Samsung Electronics Company
スポンサーリンク
概要
関連著者
-
Cho S‐i
Dram Design Samsung Electronics Company
-
Park H‐j
Pohang Univ. Sci. And Technol. Kyungbuk Kor
-
Park Hong-june
Vlsi Systems Laboratory Pohang University Of Science And Technology (postech)
-
Park H‐j
Pohang Univ. Sci. And Technol. (postech) Kor
-
Cho Seong-ik
Hynix Semiconductor
-
Cho Soo-in
Product Development Center Memory Division Samsung Electronics
-
Cho Soo-in
Dram Design Samsung Electronics Company
-
Park Hong-june
Department Of Electrical Engineering Pohang University Of Science And Technology
-
SOHN Young-Soo
Department of Electrical Engineering, Pohang University of Science and Technology
-
Sohn Young-soo
Department Of Electrical Engineering Pohang University Of Science And Technology
-
Sohn Young-soo
Physics Department Hanyang University
-
Park Jin-seok
Ic Laboratory Pohang University Of Science And Technology(postech)
-
BAE Seung-Jun
Department of Electrical Engineering, Pohang University of Science and Technology
-
PARK Won-Ki
IC Laboratory, Pohang University of Science and Technology(POSTECH)
-
SOHN Young-Soo
IC Laboratory, Pohang University of Science and Technology(POSTECH)
-
PARK Hong-June
IC Laboratory, Pohang University of Science and Technology(POSTECH)
-
Bae Seung-jun
Department Of Electrical Engineering Pohang University Of Science And Technology
-
Park Won-ki
Ic Laboratory Pohang University Of Science And Technology(postech)
-
PARK Hong-June
IC Lab., Department of Electronic Engineering, Pohang University of Science and Technology (POSTECH)
著作論文
- A Decision Feedback Equalizing Receiver for the SSTL SDRAM Interface with Clock-Data Skew Compensation(Integrated Electronics)
- An Analytic Time Jitter Equation of NRZ Signals in Uniformly Loaded PCB Transmission Lines