Adaptive Biasing Folded Cascode CMOS OP Amp with Continuous-Time Push-Pull CMFB Scheme
スポンサーリンク
概要
- 論文の詳細を見る
A fully differential folded cascode CMOS OP amp is combined with an adaptive bias OTA to increase the slew rate, and a continuous-time CMFB circuit with a push-pull type combination of a NMOS input and a PMOS input differential amplifiers is used to maximize the output voltage swing. The fabricated OP amp using a 0.8μm digital CMOS process gives more than three times improvement in slew rate with a 15% increase in DC power consumption and a 7.5% increase in chip area compared to the conventional OP amp fabricated on the same die. The output voltage swing was measured to be -0.75 V-0.7 V at the supply voltage of +/-1.2 V.
- 社団法人電子情報通信学会の論文
- 1997-09-25
著者
-
Park H‐j
Pohang Univ. Sci. And Technol. Kyungbuk Kor
-
Park Hong-june
Vlsi Systems Laboratory Pohang University Of Science And Technology (postech)
-
Lee Ching-her
The Department Of Electronic Engineering National Changhua University Of Education
-
Sim J‐y
Samsung Electronics Kor
-
Park H‐j
Pohang Univ. Sci. And Technol. (postech) Kor
-
Sim Jae-yoon
The Department Electrical Eng.
-
Park Hong-june
Department Of Electrical Engineering Pohang University Of Science And Technology
-
Lee C‐h
The Department Of Electronic Engineering National Changhua University Of Education
-
LEE Cheol-Hee
PIRL, Pohang University of Science and Technology (POSTECH)
-
JEONG Won-Chang
the Department Electrical Eng.
-
PARK Hong-June
PIRL, Pohang University of Science and Technology (POSTECH)
-
LEE Cheol-Hee
the Department Electrical Eng./PIRL, Pohang University of Science and Technology (POSTECH)
-
PARK Hong-June
the Department Electrical Eng./PIRL, Pohang University of Science and Technology (POSTECH)
関連論文
- A Low-Power Half-Swing Clocking Scheme for Flip-Flop with Complementary Gate and Source Drive
- Single-Chip Implementation of a 32-bit Motor-Drive-Specific Microcontroller with Floating-Point Unit (Special Issue on Integrated Electronics and New System Paradigms)
- A Temperature- and Supply-Insensitive Fully On-Chip 1Gb/s CMOS Open-Drain Output Driver for High-Bandwidth DRAMs
- Two-Phase Boosted Voltage Generator for Low-Voltage Giga-Bit DRAMs
- A Decision Feedback Equalizing Receiver for the SSTL SDRAM Interface with Clock-Data Skew Compensation(Integrated Electronics)
- An Analytic Time Jitter Equation of NRZ Signals in Uniformly Loaded PCB Transmission Lines
- Fully On-Chip Current Controlled Open-Drain Output Driver for High-Bandwidth DRAMs
- An 8-GS/s 4-Bit 340 mW CMOS Time Interleaved Flash Analog-to-Digital Converter(Analog Circuit Techniques and Related Topics)
- An 8-Bit 200MS/s CMOS Folding/Interpolating Analog-to-Digital Converter
- Adaptive Biasing Folded Cascode CMOS OP Amp with Continuous-Time Push-Pull CMFB Scheme
- A Temperature-Insensitive Current Controlled CMOS Output Driver
- Propagation Analysis of Circular Surface Waveguides with a Periodically Corrugated Ground Plane (Electromagnetic Theory)
- Wedge-Supported Cylindrical Microstrip Lines with an Indented Ground