Nanoscale Multigate TiN Metal Nanocrystal Memory Using High-$k$ Blocking Dielectric and High-Work-Function Gate Electrode Integrated on Silcon-on-Insulator Substrate
スポンサーリンク
概要
- 論文の詳細を見る
In this study, a charge-trapping-layer-engineered nanoscale n-channel trigate TiN nanocrystal nonvolatile memory was successfully fabricated on silicon-on-insulator (SOI) wafer. An Al2O3 high-$k$ blocking dielectric layer and a P+ polycrystalline silicon gate electrode were used to obtain low operation voltage and suppress the back-side injection effect, respectively. TiN nanocrystals were formed by annealing TiN/Al2O3 nanolaminates deposited by an atomic layer deposition system. The memory characteristics of various samples with different TiN wetting layer thicknesses, post-deposition annealing times, and blocking oxide thicknesses were also investigated. The sample with a thicker wetting layer exhibited a much larger memory window than other samples owing to its larger nanocrystal size. Good retention with a mere 12% charge loss for up to 10 years and high endurance were also obtained. Furthermore, gate disturbance and read disturbance were measured with very small charge migrations after a $10^{3}$ s stressing bias.
- 2009-04-25
著者
-
Tsai Ming-jinn
Electronics And Optoelectronics Research Laboratories (eol)
-
TZENG Pei-Jer
Electronics and Optoelectronics Research Laboratories, Industrial Technology Research Institute
-
Tsui Bing-yue
Department Of Electronics Engineering & Institute Of Electronics National Chiao Tung University
-
Lin Cha-hsin
Electronics And Optoelectronics Research Laboratories Industrial Technology Research Institute
-
Wang Ching-Chiun
Electronics and Opto-electronics Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan 300, R.O.C.
-
Wang Ching-Chiun
Electronics and Opto-Electronics Research Laboratories, Industrial Technology Research Institute (EOL/ITRI), Hsinchu 310, Taiwan
-
Lu Chi-Pei
Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, 1001, Ta-Hsueh Road, Hsinchu, Taiwan 300, R.O.C.
-
Luo Cheng-Kei
Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, 1001, Ta-Hsueh Road, Hsinchu, Taiwan 300, R.O.C.
-
Tsui Bing-Yue
Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, 1001, Ta-Hsueh Road, Hsinchu, Taiwan 300, R.O.C.
-
Tzeng Pei-Jer
Electronics and Opto-electronics Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan 300, R.O.C.
-
Tzeng Pei-Jer
Electronics and Opto-Electronics Research Laboratories, Industrial Technology Research Institute (EOL/ITRI), Hsinchu 310, Taiwan
-
Lin Cha-Hsin
Electronics and Opto-electronics Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan 300, R.O.C.
-
Lin Cha-Hsin
Electronics and Opto-Electronics Research Laboratories, Industrial Technology Research Institute (EOL/ITRI), Hsinchu 310, Taiwan
-
Tsai Ming-Jinn
Electronics and Opto-electronics Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan 300, R.O.C.
-
Tsai Ming-Jinn
Electronics and Opto-Electronics Research Laboratories, Industrial Technology Research Institute (EOL/ITRI), Hsinchu 310, Taiwan
-
Tsai Ming-Jinn
Electronic and Opto-Electronic Research Laboratories, Industrial Technology Research Institute, Hsinchu 310, Taiwan
関連論文
- A New Method to Correct Capacitance of High-leakage Ultra-thin Gate Dielectric
- A novel method to convert metallic-type CNTs to semiconducting-type CNT-FETs
- HfO_2/HfAlO/HfO_2 Nanolaminate Charge Trapping Layers for High-Performance Nonvolatile Memory Device Applications
- Low Power Operation of Non-volatile Hafnium Oxide Resistive Memory
- Threshold Voltage Instability in nMOSFETs with HfSiO/SiO_2 High-k Gate Stacks
- Comprehensive HSPICE Model of Phase Change Memory Cell for Static and Transient Programming
- Characteristics Improvement of Phase Change Memory with Programming Pulse Width
- An Excellent Cu Diffusion Barrier for Next Generation Multi-level Cu-interconnect
- High-Performance Modified-Schottky-Barrier S/D p-Channel FinFETs
- Two-Dimensional Carrier Profiling by Kelvin-Probe Force Microscopy
- HfO2/HfAlO/HfO2 Nanolaminate Charge Trapping Layers for High-Performance Nonvolatile Memory Device Applications
- Effects of Base Oxide Thickness and Silicon Composition on Charge Trapping in HfSiO/SiO2 High-$k$ Gate Stacks
- Thermal Stability and Electrical Characteristics of Tungsten Nitride Gates in Metal–Oxide–Semiconductor Devices
- A Comprehensive Parameterized Model of Phase-Change Memory Cell for HSPICE Circuit Simulation
- Nanoscale Multigate TiN Metal Nanocrystal Memory Using High-$k$ Blocking Dielectric and High-Work-Function Gate Electrode Integrated on Silcon-on-Insulator Substrate
- Formation-Polarity-Dependent Improved Resistive Switching Memory Performance Using IrOx/GdOx/WOx/W Structure
- Record Resistance Ratio and Bipolar/Unipolar Resistive Switching Characteristics of Memory Device Using Germanium Oxide Solid Electrolyte
- Using Spike-Anneal to Reduce Interfacial Layer Thickness and Leakage Current in Metal–Oxide–Semiconductor Devices with TaN/Atomic Layer Deposition-Grown HfAlO/Chemical Oxide/Si Structure
- Investigation of NiSi Fully-Silicided Gate on SiO2 and HfO2 for Applications in Metal–Oxide–Semiconductor Field-Effect Transistors
- Thermal Stability of Nickel Silicide and Shallow Junction Electrical Characteristics with Carbon Ion Implantation
- TiO2 Nanocrystal Prepared by Atomic-Layer-Deposition System for Non-Volatile Memory Application
- Low-Power Switching of Nonvolatile Resistive Memory Using Hafnium Oxide