Triple-Gate Fin Field Effect Transistors with Fin-Thickness Optimization to Reduce the Impact of Fin Line Edge Roughness
スポンサーリンク
概要
- 論文の詳細を見る
Three-dimensional (3D) statistical simulation is presented to propose using triple-gate (TG) fin field effect transistors (FinFETs) with optimized fin-thickness ($T_{\text{si}}$) to reduce the fin line edge roughness (LER) effect both in the device and circuit level. The results show that ultrathin fin will lead to intolerable parameter fluctuations in 20 nm double-gate (DG) FinFETs and FinFETs static random access memory (SRAM). Increasing $T_{\text{si}}$ can alleviate fin LER effect, but in the meantime it will exacerbate the short channel effect (SCE). TG structure can strengthen the gate controllability over the channel, thus, can suppress SCE and reduce LER effect as well. Adopting TG structure can relax the constraint of fin-thickness to half the gate length.
- 2009-04-25
著者
-
Du Gang
Institute Of Microelectronics Peking University
-
Han Ruqi
Institute Of Microelectronics Peking University
-
Kang Jinfeng
Institute of Microelectronics, Peking University and Key Laboratory of Microelectronic Devices and Circuits, Ministry of Education, No. 5 Yiheyuan Road, Haidian District, Beijing 100871, P. R. China
-
Liu Xiaoyan
Institute of Microelectronics, Peking University, Beijing 100871, P. R. China
-
Zhao Yuning
Institute of Microelectronics, Peking University and Key Laboratory of Microelectronic Devices and Circuits, Ministry of Education, No. 5 Yiheyuan Road, Haidian District, Beijing 100871, P. R. China
-
Han Ruqi
Institute of Microelectronics, Peking University and Key Laboratory of Microelectronic Devices and Circuits, Ministry of Education, No. 5 Yiheyuan Road, Haidian District, Beijing 100871, P. R. China
-
Yu Shimeng
Institute of Microelectronics, Peking University and Key Laboratory of Microelectronic Devices and Circuits, Ministry of Education, No. 5 Yiheyuan Road, Haidian District, Beijing 100871, P. R. China
-
Liu Xiaoyan
Institute of Microelectronics, Peking University and Key Laboratory of Microelectronic Devices and Circuits, Ministry of Education, No. 5 Yiheyuan Road, Haidian District, Beijing 100871, P. R. China
関連論文
- Evaluations of Scaling Properties for Ge on Insulator MOSFETs in Nano-Scale
- Simulation Study of Intrinsic Parameter Fluctuations in Variable-Body-Factor Silicon-on-Thin-Box Metal Oxide Semiconductor Field Effect Transistors
- Evaluations of Scaling Properties for Ge on Insulator MOSFETs in Nano-Scale
- Forward-Body-Bias-Enhanced Negative Bias Temperature Instability Recovery of p-Channel Metal–Oxide–Semiconductor Field-Effect Transistors
- A Vertical SOI CMOS Technology with p-MOS on Si Film and n-MOS on Bulk Base
- Triple-Gate Fin Field Effect Transistors with Fin-Thickness Optimization to Reduce the Impact of Fin Line Edge Roughness
- Hydrogen Annealing Induced the Enhancement of Ferromagnetism in Cr-Doped TiO2 Anatase Films
- Impact of Gate Overlap on Performance of Schottky Barrier Metal–Oxide–Semiconductor Field-Effect Transistors Including Gate Induced Barrier Lowering Effect
- Monte Carlo Simulation of Band-to-Band Tunneling in Silicon Devices
- Effects of Shell Strain on Valence Band Structure and Transport Properties of Ge/Si1-xGex Core–Shell Nanowire
- Complementary Metal Oxide Semiconductor Compatible Hf-Based Resistive Random Access Memory with Ultralow Switching Current/Power
- Simulation of Retention Behavior for the Phase Change Memory
- The Effect of Current Compliance on the Resistive Switching Behaviors in TiN/ZrO2/Pt Memory Device
- Improved Memory Characteristics of A Novel TaN/Al
- Impact of Junction Nonabruptness on Random-Discrete-Dopant Induced Variability in Intrinsic Channel Trigate Metal--Oxide--Semiconductor Field-Effect Transistors
- Impact of Junction Nonabruptness on Random-Discrete-Dopant Induced Variability in Intrinsic Channel Trigate Metal-Oxide-Semiconductor Field-Effect Transistors (Special Issue : Solid State Devices and Materials)
- Optimization of Conductive Filament of Oxide-Based Resistive-Switching Random Access Memory for Low Operation Current by Stochastic Simulation