Impact of Gate Overlap on Performance of Schottky Barrier Metal–Oxide–Semiconductor Field-Effect Transistors Including Gate Induced Barrier Lowering Effect
スポンサーリンク
概要
- 論文の詳細を見る
In this study, we analyzed the impact of gate overlap on the performance of Schottky barrier metal–oxide–semiconductor field-effect transistors (SB MOSFETs) including the gate induced barrier lowering (GIBL) effect by two-dimensional (2D) full-band self-consistent ensemble Monte Carlo (EMC) simulation. Results show that the GIBL effect and gate overlap affect drive current significantly. The GIBL effect relieves the degradation of current drivability caused by overlap. However, the influence of scattering on the performance of SB MOSFETs is almost negligible since the electrons across the channel are nearly ballistic.
- 2008-04-25
著者
-
Kang Jin-feng
Institute Of Microelectronics Peking University
-
Du Gang
Institute Of Microelectronics Peking University
-
Han Ru-qi
Institute Of Microelectronics Peking University
-
Zeng Lang
Institute of Microelectronics, Peking University, Beijing 100871, P. R. China
-
Liu Xiao-Yan
Institute of Microelectronics, Peking University, Beijing 100871, P. R. China
-
Liu Xiao-Yan
Institute of Cardiovascular Research, Key Laboratory for Atherosclerology of Hunan Province, Life Science Research Center
関連論文
- Evaluations of Scaling Properties for Ge on Insulator MOSFETs in Nano-Scale
- Hydrogenation Induced Room-Temperature Ferromagnetism in Co-doped ZnO Nanocrystals
- Simulation Study of Intrinsic Parameter Fluctuations in Variable-Body-Factor Silicon-on-Thin-Box Metal Oxide Semiconductor Field Effect Transistors
- Performance Investigation on p-Type Si-, Ge-, and Ge--Si Core--Shell Nanowire Schottky Barrier Transistors
- Evaluations of Scaling Properties for Ge on Insulator MOSFETs in Nano-Scale
- Forward-Body-Bias-Enhanced Negative Bias Temperature Instability Recovery of p-Channel Metal–Oxide–Semiconductor Field-Effect Transistors
- Triple-Gate Fin Field Effect Transistors with Fin-Thickness Optimization to Reduce the Impact of Fin Line Edge Roughness
- Impact of Gate Overlap on Performance of Schottky Barrier Metal–Oxide–Semiconductor Field-Effect Transistors Including Gate Induced Barrier Lowering Effect
- Monte Carlo Simulation of Band-to-Band Tunneling in Silicon Devices
- Gd Doping Improved Resistive Switching Characteristics of TiO2-Based Resistive Memory Devices