BILBO FF with soft error correcting capability (コンピュータシステム)
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a construction of a flip-flop (FF) that works as a soft error correcting FF in system operations and as a BILBO (Built-In Logic Block Observer) FF in manufacturing testing. The construction of the proposed FF is based on that of an existing soft error correcting FF, namely a BISER (Built-In Soft Error Resilience) FF. The proposed FF contains a reconfigurable C-element with XNOR calculation capability, which works as a C-element for soft error correction during system operations and as an XNOR gate used in linear feedback shift registers (LFSRs) during manufacturing testing. This paper also shows an evaluation result indicating the area of the proposed FF is 11.4% smaller than that of a simple combination of the existing BISER and BILBO FFs. In addition, the sum of CLK-delay and D-CLK setup times on system operations for the proposed FF is 34.8% shorter than that for the combination.
- 2010-04-06
著者
-
NAMBA Kazuteru
Graduate School of Advanced Integration Science, Chiba University
-
ITO Hideo
Graduate School of Advanced Integration Science, Chiba University
-
Namba Kazuteru
Graduate School Of Advanced Integration Science Chiba University
-
Ito Hideo
Graduate School Of Advanced Integration Science Chiba University
-
Ito Hideo
Graduate School Of Advanced Integration Sci. Chiba Univ.
-
Namba Kazuteru
Graduate School Of Advanced Integration Sci. Chiba Univ.
関連論文
- Test Compression for Robust Testable Path Delay Fault Testing Using Interleaving and Statistical Coding
- Analysis of Path Delay Fault Testability for Two-Rail Logic Circuits
- Design for Delay Fault Testability of 2-Rail Logic Circuits
- Design for Delay Fault Testability of Dual Circuits Using Master and Slave Scan Paths
- BILBO FF with soft error correcting capability (コンピュータシステム)
- BILBO FF with soft error correcting capability (ディペンダブルコンピューティング)
- Test Compression for Robust Testable Path Delay Fault Testing Using Interleaving and Statistical Coding
- Design for Delay Fault Testability of Dual Circuits Using Master and Slave Scan Paths
- Design for Delay Fault Testability of 2-Rail Logic Circuits
- Single-Event-Upset Tolerant RS Flip-Flop with Small Area
- Parallel Decoding for Burst Error Control Codes
- Two-Level Unequal Error Protection Codes with Burst and Bit Error Correcting Capabilities
- A Checkpointing Method with Small Checkpoint Latency
- Low-Cost IP Core Test Using Tri-Template-Based Codes
- Construction of BILBO FF with Soft-Error-Tolerant Capability
- Construction of Soft-Error-Tolerant FF with Wide Error Pulse Detecting Capability
- Analysis of Path Delay Fault Testability for Two-Rail Logic Circuits
- A Dynamically Configurable NoC Test Access Mechanism
- A Dynamically Configurable NoC Test Access Mechanism (VLSI設計技術)
- A Dynamically Configurable NoC Test Access Mechanism
- A Dynamically Configurable NoC Test Access Mechanism
- Unequal Error Control Codes with Two-Level Burst and Bit Error Correcting Capabilities
- Design for Delay Measurement Aimed at Detecting Small Delay Defects on Global Routing Resources in FPGA
- Improving Test Coverage by Measuring Path Delay Time Including Transmission Time of FF