Unequal Error Control Codes with Two-Level Burst and Bit Error Correcting Capabilities
スポンサーリンク
概要
- 論文の詳細を見る
- 一般社団法人電子情報通信学会の論文
- 2003-05-01
著者
関連論文
- BILBO FF with soft error correcting capability (コンピュータシステム)
- BILBO FF with soft error correcting capability (ディペンダブルコンピューティング)
- Test Compression for Robust Testable Path Delay Fault Testing Using Interleaving and Statistical Coding
- Design for Delay Fault Testability of Dual Circuits Using Master and Slave Scan Paths
- Design for Delay Fault Testability of 2-Rail Logic Circuits
- Single-Event-Upset Tolerant RS Flip-Flop with Small Area
- Parallel Decoding for Burst Error Control Codes
- Two-Level Unequal Error Protection Codes with Burst and Bit Error Correcting Capabilities
- Construction of BILBO FF with Soft-Error-Tolerant Capability
- Construction of Soft-Error-Tolerant FF with Wide Error Pulse Detecting Capability
- Analysis of Path Delay Fault Testability for Two-Rail Logic Circuits
- A Dynamically Configurable NoC Test Access Mechanism
- A Dynamically Configurable NoC Test Access Mechanism (VLSI設計技術)
- A Dynamically Configurable NoC Test Access Mechanism
- A Dynamically Configurable NoC Test Access Mechanism
- Unequal Error Control Codes with Two-Level Burst and Bit Error Correcting Capabilities
- Design for Delay Measurement Aimed at Detecting Small Delay Defects on Global Routing Resources in FPGA
- Improving Test Coverage by Measuring Path Delay Time Including Transmission Time of FF