1 : n^2 MOS Cascode Circuits and Their Applications

概要

論文の詳細を見る
This paper describes an N-type and a P-type MOS cascode circuit based on the square-law characteristics of an MOS transistor in saturation region. The transconductance parameter ratios of an upper and a lower MOS transistor are set to be l : n^2 for the N-type MOS cascode circuit and n^2 : 1 for the P-type MOS cascode circuit. The N and P-type MOS cascode circuits are divided to four types by the difference of connections of input terminals. We consider the input-output relations of each type circuit. The second-order effects of the circuit such as channel length modulation effect, mobility reduction effect and device mismatch are analyzed. As applications, an analog voltage adder and a V_T level shifter using MOS cascode circuits are presented.All of the proposed circuits are very simple and consist of only the N and P-type MOS cascode circuits. The proposed circuits are confirmed by SPICE simulation with MOSIS 1.2μm CMOS process parameters.
社団法人電子情報通信学会の論文
1996-12-25