A 60-GHz Injection-Locked Frequency Divider Using Multi-Order LC Oscillator Topology for Wide Locking Range

スポンサーリンク

概要

• 論文の詳細を見る

• A 60-GHz injection-locked frequency divider (ILFD) is presented. A multi-order LC oscillator topology is proposed to enhance the locking range of the divider. A design guideline is described based on a theoretical analysis of the locking range enhancement. A test chip is fabricated in 65nm CMOS. Measured locking range with 0dBm input power is 48.5-62.9GHz (25.9%), which is 63.6% wider compared to the previously reported ILFD. Power consumption excluding buffers and biasing circuits is 1.65mW from 1.2V supply. The core ILFD area is 0.0157mm2 even with an extra pair of inductors.

• 2011-06-01

著者

• Kuroda Tadahiro

  Keio Univ.

• TAMURA Hirotaka

  Fujitsu Laboratory Ltd.

• HAMADA Takayuki

  Fujitsu Laboratory Ltd.

• SHIBASAKI Takayuki

  Keio University

• KANDA Kouichi

  Fujitsu Laboratories LTD

• Tamura Hirotaka

  Fujitsu Laboratories Ltd.

• Yamamoto Takuji

  Fujitsu Laboratory Ltd.

• Takatsu Keita

  Keio University

• DOI Yoshiyasu

  Fujitsu Laboratory Ltd.

• KANDA Koichi

  Fujitsu Laboratory Ltd.

• SHIBASAKI Takayuki

  Fujitsu Laboratory Ltd.

関連論文

• Non-contact 10% efficient 36mW power delivery using on-chip inductor in 0.18-μm CMOS (電子部品・材料)
• Chip-to-Chip Power Delivery by Inductive Coupling with Ripple Canceling Scheme
• Human activity recognition from environmental background sounds for wireless sensor networks (特集 知識情報化社会を支えるシステム技術)
• Digital Rosetta Stone : A Sealed Permanent Memory with Inductive-Coupling Power and Data Link
• Measurement of Inductive Coupling in Wireless Superconnect
• Split Capacitor DAC Mismatch Calibration in Successive Approximation ADC
• 18-GHz Clock Distribution Using a Coupled VCO Array(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
• Analysis of Inductive Coupling and Design of Rectifier Circuit for Inter-Chip Wireless Power Link
• Constant Magnetic Field Scaling in Inductive-Coupling Data Link
• Daisy Chain Transmitter for Power Reduction in Inductive-Coupling CMOS Link(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
• Constant Magnetic Field Scaling in Inductive-Coupling Data Link
• 60% Power Reduction in Inductive-Coupling Inter-Chip Link by Current-Sensing Technique
• A 1.2 Gbps Non-contact 3D-Stacked Inter-Chip Data Communications Technology (Interface and Interconnect Techniques, VLSI Design Technology in the Sub-100nm Era)
• System LSI : Challenges and Opportunities (System LSIs and Microprocessors, VLSI Design Technology in the Sub-100nm Era)
• A 4-Gbps Quasi-Millimeter-Wave Transmitter in 65nm CMOS and a Fast Carrier and Symbol Timing Recovery Scheme
• Electric Field Effect in LaTiO_3/SrTiO_3 Heterostructure
• Special Section on Low-Power, High-Speed LSIs and Related Technologies
• Electric Field Effect in LaTiO_3/SrTiO_3 Heterostructure
• Pt/PZT/n-SrTiO_3 Ferroelectric Memory Diode
• Growth of Epitaxial CeO_2 Films on (1012) Sapphire by Halide Source Plasma Enhanced Chemical Vapor Deposition
• Row-by-Row Dynamic Source-Line Voltage Control (RRDSV) Scheme for Two Orders of Magnitude Leakage Current Reduction of Sub-1-V-V_SRAM's(Electronic Circuits)
• サブ1VのSRAMにおけるリークを2桁以上削減する新手法RRDSV(システムLSIの応用とその要素技術,専用プロセッサ,プロセッサ,DSP,画像処理技術,及び一般)
• サブ1VのSRAMにおけるリークを2桁以上削減する新手法RRDSV(システムLSIの応用とその要素技術,専用プロセッサ,プロセッサ,DSP,画像処理技術,及び一般)
• サブ1VのSRAMにおけるリークを2桁以上削減する新手法RRDSV(システムLSIの応用とその要素技術,専用プロセッサ,プロセッサ,DSP,画像処理技術,及び一般)
• A Static Random Access Memory Cell Using a Double-Emitter Resonant-Tunneling Hot Electron Transistor for Gigabit-Plus Memory Applications
• Schottky Barrier Height of Al n-In_Ga_As and Nb/n-In_Ga_As Diodes
• Circuits for CMOS High-Speed I/O in Sub-100nm Technologies (Interface and Interconnect Techniques, VLSI Design Technology in the Sub-100nm Era)
• Current Injection Effects in a Nb/AlO_x-Al/Nb/n-InSb Triode
• A 9-bit 100-MS/s 1.46-mW Tri-Level SAR ADC in 65nm CMOS
• A Dynamic Offset Control Technique for Comparator Design in Scaled CMOS Technology
• A 60-GHz Injection-Locked Frequency Divider Using Multi-Order LC Oscillator Topology for Wide Locking Range
• A 9-bit 100MS/s SAR ADC with Digitally Assisted Background Calibration
• Human action recognition using wireless wearable in-ear microphone (特集 医療・ヘルスケアにおける工学技術の新展開)
• A 9-bit 100MS/s SAR ADC with Digitally Assisted Background Calibration
• Transmission Line Coupler Design and Mixer-Based Receiver for Dicode Partial Response Communications
• A 4-10bit, 0.4-1V Power Supply, Power Scalable Asynchronous SAR-ADC in 40nm-CMOS with Wide Supply Voltage Range SAR Controller
• An Adaptive DAC Settling Waiting Time Optimized Ultra Low Voltage Asynchronous SAR ADC in 40nm CMOS
• Symbol-Rate Clock Recovery for Integrating DFE Receivers

もっと見る 閉じる

スポンサーリンク