Hardware Accelerator for Run-Time Learning Adopted in Object Recognition with Cascade Particle Filter
スポンサーリンク
概要
- 論文の詳細を見る
Recently, many researchers tackle accurate object recognition algorithms and many algorithms are proposed. However, these algorithms have some problems caused by variety of real environments such as a direction change of the object or its shading change. The new tracking algorithm, Cascade Particle Filter, is proposed to fill such demands in real environments by constructing the object model while tracking the objects. We have been investigating to implement accurate object recognition on embedded systems in real-time. In order to apply the Cascade Particle Filter to embedded applications such as surveillance, automotives, and robotics, a hardware accelerator is indispensable because of limitations in power consumption. In this paper we propose a hardware implementation of the Discrete AdaBoost algorithm that is the most computationally intensive part of the Cascade Particle Filter. To implement the proposed hardware, we use PICO Express, a high level synthesis tool provided by Synfora, for rapid prototyping. Implementation result shows that the synthesized hardware has 1, 132, 038 transistors and the die area is 2,195µm × 1,985µm under a 0.180µm library. The simulation result shows that total processing time is about 8.2 milliseconds at 65MHz operation frequency.
- (社)電子情報通信学会の論文
- 2009-11-01
著者
-
Miyamoto Ryusuke
Graduate School of Information Science, Nara Institute of Science and Technology
-
Ochi Hiroyuki
Department Of Communications And Computer Engineering Graduate School Of Informatics Kyoto Universit
-
Ochi Hiroyuki
Graduate School Of Informatics Kyoto University
-
Ochi Hiroyuki
Graduate School Of Engineering Hiroshima University
-
SUGANO Hiroki
Graduate School of Informatics, Kyoto University
-
NAKAMURA Yukihiro
Research Organization of Science and Engineering, Ritsumeikan University
-
Sugano Hiroki
Graduate School Of Informatics Kyoto University
-
Nakamura Yukihiro
Research Organization Of Science And Engineering Ritsumeikan University
-
Nakamura Yukihiro
Graduate School Of Sciences And Technology Niigata University:institute For Human Science And Biomed
-
Nakamura Yukihiro
The Department Of Communications And Computer Engineering Graduate School Of Informatics Kyoto Unive
-
中村 行宏
京都高度技術研究所
-
Miyamoto Ryusuke
Graduate School Of Information Sci. Nara Inst. Of Sci. And Technol.
関連論文
- シングルタイルJPEG2000コーデックのシステム構成
- バス帯域を考慮したHD PhotoにおけるPhoto Core Transformのハードウェアアーキテクチャ(スマートパーソナルシステム,一般)
- Datapath-Layout-Driven Design for Low-Power FPGA Implementation (特集:電子システムの設計技術と設計自動化)
- 多段粒子フィルタを用いた物体認識の並列実装(スマートパーソナルシステム,一般)
- 実時間歩行者認識に向けたHOG特徴抽出のハードウェア実装(スマートパーソナルシステム,一般)
- メディアストリーミングにおける高速移動通信網に適した動的符号化レート制御手法
- Limited Sampling Strategy for Mycophenolic Acid in Japanese Heart Transplant Recipients : Comparison of Cyclosporin and Tacrolimus Treatment
- Relationship Between Acute Rejection and Cyclosporine or Mycophenolic Acid Levels in Japanese Heart Transplantation
- Pharmacokinetic Study and Limited Sampling Strategy of Cyclosporine in Japanese Heart Transplant Recipients
- 非同期式設計によるFPGA向けIEEE754準拠単精度浮動小数点除算器(モデル・回路,組込技術とネットワークに関するワークショップETNET2008)
- 非同期式設計によるFPGA向けIEEE754準拠単精度浮動小数点除算器(モデル・回路,組込技術とネットワークに関するワークショップETNET2008)
- 非同期式設計によるFPGA向けIEEE754準拠単精度浮動小数点除算器(モデル・回路,組込技術とネットワークに関するワークショップETNET2008)
- An Asynchronous IEEE-754-standard Single-precision Floating-point Divider for FPGA
- A matched filter based round-trip delay measurement method for bi-directional satellite communication system with superposed transmission(Transmission Technology)
- Automatic filter design for 3-D sound movement in embedded applications
- Efficient 3-D Sound Movement with Time-Varying IIR Filters(Speech/Audio Processing,Multimedia and Mobile Signal Processing)
- Hardware Accelerator for Run-Time Learning Adopted in Object Recognition with Cascade Particle Filter
- Efficient Memory Organization Framework for JPEG2000 Entropy Codec
- A Localization Scheme for Sensor Networks Based on Wireless Communication with Anchor Groups(Challenges in Ad-hoc and Multi-hop Wireless Communications)
- Human papillomavirus infections among Japanese women : age-related prevalence and type-specific risk for cervical cancer
- Design Tools and Trial Designs for PCA-Chip2
- Autonomous Repair Fault Tolerant Dynamic Reconfigurable Device
- A Simulation Platform for Designing Cell-Array-Based Self-Reconfigurable Architecture(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
- Fault Tolerant Dynamic Reconfigurable Device Based on EDAC with Rollback(VLSI Architecture,VLSI Design and CAD Algorithms)
- An Integrated Approach of Variable Ordering and Logic Mapping into LUT-Array-Based PLD(Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa)
- LUT-Array-Based PLD and Synthesis Approach Based on Sum of Generalized Complex Terms Expression(Special Section on VLSI Design and CAD Algorithms)
- Hardware accelerator for robust object tracking using a cascade particle filter
- Stochastic Pedestrian Tracking Based on 6-Stick Skeleton Model(Image,Multimedia and Mobile Signal Processing)
- Influence of Motor Unit Firing Patterns on Evaluation of Muscle Activities by Karhunen-Loeve Expansion
- Design of Realtime 3-D Sound Processing System(Cyberworlds)
- Array-Based Mapping Algorithm of Logic Functions into Plastic Cell Architecture (Special Section on VLSI Design and CAD Algorithms)
- 複雑な信号処理を伴う制御アプリケーションを容易に実現するためのプラットフォームの試作(スマートパーソナルシステム,一般)
- C-12-45 A sensor-based self-adjustment approach for controlling I/O buffer impedance
- Experimental Test of Frequency Reuse Interference Canceller in the Path Containing Nonlinear TWTA
- Nonlinear Compensations for Interference Canceller of Super-Positioning Satellite System
- ネットワークの振る舞いに依存するシステムへの形式的手法の適用の検討
- Parallel Implementation Strategy for CoHOG-Based Pedestrian Detection Using a Multi-Core Processor
- Optimized Implementation of Pedestrian Tracking Using Multiple Cues on GPU
- 多段粒子フィルタを用いた物体認識の並列実装
- バス帯域を考慮したHD Photo における Photo Core Transform のハードウェアアーキテクチャ
- An Asynchronous IEEE-754-standard Single-precision Floating-point Divider for FPGA
- Parallel Acceleration Scheme for Monte Carlo Based SSTA Using Generalized STA Processing Element
- A Variability-Aware Energy-Minimization Strategy for Subthreshold Circuits
- 京都における観光への情報通信技術の応用(システム情報技術と観光の接点)
- ネットワークの振る舞いに依存するシステムへの形式的手法の適用の検討(検証と品質,ソフトウェアサイエンス、理論)
- Bayesian Estimation of Multi-Trap RTN Parameters Using Markov Chain Monte Carlo Method
- An Asynchronous IEEE-754-standard Single-precision Floating-point Divider for FPGA (IPSJ Transactions on System LSI Design Methodology Vol.2)