An Integrated Approach of Variable Ordering and Logic Mapping into LUT-Array-Based PLD(<Special Section>Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa)
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents an approach of logic mapping into LUT-Array-Based PLD where Boolean functions in the form of the sum of generalized complex terms (SGCTs) can be mapped directly. While previous mapping approach requires predetermined variable ordering, our approach performs mapping and variable reordering simultaneously. For the purpose, we propose a directed acyclic graph based on the multiplevalued decision diagram (MDD) and an algorithm to construct the graph. Our algorithm generates candidates of SGCT expressions for each node in a bottom-up manner and selects the variables in the current level by evaluating the sizes of SGCT expressions directly. Experimental results show that our approach reduces the number of terms maximum to 71 percent for the MCNC benchmark circuits.
- 社団法人電子情報通信学会の論文
- 2005-04-01
著者
-
OCHI HIROYUKI
Department of Computer Engineering, Faculty of Information Sciences, Hiroshima City University
-
Nakamura Yukihiro
Department of Communications and Computers Engineering, Kyoto University
-
Ochi Hiroyuki
Department Of Communications And Computer Engineering Graduate School Of Informatics Kyoto Universit
-
NAKAMURA Yukihiro
Research Organization of Science and Engineering, Ritsumeikan University
-
IZUMI Tomonori
Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto Univers
-
Izumi Tomonori
Department Of Vlsi System Design College Of Science And Engineering Ritsumeikan University
-
KOUYAMA Shinichi
Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto Univers
-
Nakamura Yukihiro
Research Organization Of Science And Engineering Ritsumeikan University
-
Kouyama Shinichi
Department Of Communications And Computer Engineering Graduate School Of Informatics Kyoto Universit
-
NAKAMURA YUKIHIRO
Department of Chemical Engineering, Faculty of Engineering Science, Osaka University
関連論文
- シングルタイルJPEG2000コーデックのシステム構成
- バス帯域を考慮したHD PhotoにおけるPhoto Core Transformのハードウェアアーキテクチャ(スマートパーソナルシステム,一般)
- Datapath-Layout-Driven Design for Low-Power FPGA Implementation (特集:電子システムの設計技術と設計自動化)
- 多段粒子フィルタを用いた物体認識の並列実装(スマートパーソナルシステム,一般)
- 実時間歩行者認識に向けたHOG特徴抽出のハードウェア実装(スマートパーソナルシステム,一般)
- メディアストリーミングにおける高速移動通信網に適した動的符号化レート制御手法
- Limited Sampling Strategy for Mycophenolic Acid in Japanese Heart Transplant Recipients : Comparison of Cyclosporin and Tacrolimus Treatment
- Relationship Between Acute Rejection and Cyclosporine or Mycophenolic Acid Levels in Japanese Heart Transplantation
- Pharmacokinetic Study and Limited Sampling Strategy of Cyclosporine in Japanese Heart Transplant Recipients
- 非同期式設計によるFPGA向けIEEE754準拠単精度浮動小数点除算器(モデル・回路,組込技術とネットワークに関するワークショップETNET2008)
- 非同期式設計によるFPGA向けIEEE754準拠単精度浮動小数点除算器(モデル・回路,組込技術とネットワークに関するワークショップETNET2008)
- 非同期式設計によるFPGA向けIEEE754準拠単精度浮動小数点除算器(モデル・回路,組込技術とネットワークに関するワークショップETNET2008)
- An Asynchronous IEEE-754-standard Single-precision Floating-point Divider for FPGA
- Automatic filter design for 3-D sound movement in embedded applications
- Efficient 3-D Sound Movement with Time-Varying IIR Filters(Speech/Audio Processing,Multimedia and Mobile Signal Processing)
- Hardware Accelerator for Run-Time Learning Adopted in Object Recognition with Cascade Particle Filter
- Efficient Memory Organization Framework for JPEG2000 Entropy Codec
- ASAver.1: An FPGA-Based Education Board for Computer Architecture/System Design
- Human papillomavirus infections among Japanese women : age-related prevalence and type-specific risk for cervical cancer
- Design Tools and Trial Designs for PCA-Chip2
- Autonomous Repair Fault Tolerant Dynamic Reconfigurable Device
- A Simulation Platform for Designing Cell-Array-Based Self-Reconfigurable Architecture(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
- Fault Tolerant Dynamic Reconfigurable Device Based on EDAC with Rollback(VLSI Architecture,VLSI Design and CAD Algorithms)
- An Integrated Approach of Variable Ordering and Logic Mapping into LUT-Array-Based PLD(Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa)
- LUT-Array-Based PLD and Synthesis Approach Based on Sum of Generalized Complex Terms Expression(Special Section on VLSI Design and CAD Algorithms)
- Hardware accelerator for robust object tracking using a cascade particle filter
- Design of Realtime 3-D Sound Processing System(Cyberworlds)
- 複雑な信号処理を伴う制御アプリケーションを容易に実現するためのプラットフォームの試作(スマートパーソナルシステム,一般)
- C-12-45 A sensor-based self-adjustment approach for controlling I/O buffer impedance
- ネットワークの振る舞いに依存するシステムへの形式的手法の適用の検討
- 多段粒子フィルタを用いた物体認識の並列実装
- バス帯域を考慮したHD Photo における Photo Core Transform のハードウェアアーキテクチャ
- An Asynchronous IEEE-754-standard Single-precision Floating-point Divider for FPGA
- Parallel Acceleration Scheme for Monte Carlo Based SSTA Using Generalized STA Processing Element
- A Variability-Aware Energy-Minimization Strategy for Subthreshold Circuits
- 京都における観光への情報通信技術の応用(システム情報技術と観光の接点)
- ネットワークの振る舞いに依存するシステムへの形式的手法の適用の検討(検証と品質,ソフトウェアサイエンス、理論)
- Bayesian Estimation of Multi-Trap RTN Parameters Using Markov Chain Monte Carlo Method
- An Asynchronous IEEE-754-standard Single-precision Floating-point Divider for FPGA (IPSJ Transactions on System LSI Design Methodology Vol.2)