ASAver.1: An FPGA-Based Education Board for Computer Architecture/System Design

スポンサーリンク

概要

• 論文の詳細を見る

• This paper proposes a new approach that makes it possible for every undergraduate student to perform experiments of developing a <>Ipipelined RISC processor within limited time available for the course. The approach consists of 4 steps. At the first step, every student implements by himself/herself a pipelined RISC processor which is based on a given, very simple model; it has separate buses for instruction and data memory ("Harvard architecture") to avoid structural hazard, while it completely ignores data control hazards to make implementation easy. Although it is such a "defective" processor, we can test its functionality by giving object code containing sufficient amount of NOP instructions to avoid hazards. At the second step, NOP instructions are deleted and behavior of the developed processor is observed carefully to understand data and control hazards. At the third step, benchmark problems are provided, and every student challenges to improve its performance. Finally every student is requested to present how he/she improved the processor. This paper also describes a new educational FPGA board ASAver.1 which is useful for experiments from introductory class to computer architecture/system class. As a feasibility study, a 16-bit pipelined RISC processor "ASAP-O" has been developed which has eight 16-bit general purpose registers, a 16-bit program counter, and a zero flag, with 10 essential instructions.

• 社団法人電子情報通信学会の論文
• 1997-10-25

著者

• OCHI HIROYUKI

  Department of Computer Engineering, Faculty of Information Sciences, Hiroshima City University

• Ochi Hiroyuki

  The Faculty Of Information Sciences Hiroshima City University

• KAMIDOI Yoko

  the Faculty of Information Sciences, Hiroshima City University

• KAWABATA Hideyuki

  the Faculty of Information Sciences, Hiroshima City University

• Kamidoi Yoko

  The Faculty Of Information Sciences Hiroshima City University

• Kawabata Hideyuki

  The Faculty Of Information Sciences Hiroshima City University

関連論文

• Datapath-Layout-Driven Design for Low-Power FPGA Implementation (特集:電子システムの設計技術と設計自動化)
• Limited Sampling Strategy for Mycophenolic Acid in Japanese Heart Transplant Recipients : Comparison of Cyclosporin and Tacrolimus Treatment
• Relationship Between Acute Rejection and Cyclosporine or Mycophenolic Acid Levels in Japanese Heart Transplantation
• Pharmacokinetic Study and Limited Sampling Strategy of Cyclosporine in Japanese Heart Transplant Recipients
• ASAver.1: An FPGA-Based Education Board for Computer Architecture/System Design
• Human papillomavirus infections among Japanese women : age-related prevalence and type-specific risk for cervical cancer
• Autonomous Repair Fault Tolerant Dynamic Reconfigurable Device
• Fault Tolerant Dynamic Reconfigurable Device Based on EDAC with Rollback(VLSI Architecture,VLSI Design and CAD Algorithms)
• An Integrated Approach of Variable Ordering and Logic Mapping into LUT-Array-Based PLD(Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa)
• A Zero-Suppressed BDD Package with Pruning and Its Application to GRM Minimization (Special Section on VLSI Design and CAD Algorithms)
• An Algorithm for Generating Generic BDDs (Special Section on VLSI Design and CAD Algorithms)
• An Exact Minimization of AND-EXOR Expressions Using Encoded MRCF (Special Section on VLSI Design and CAD Algorithms)

もっと見る 閉じる

スポンサーリンク