Study of Self-Heating in Si Nano Structure for Floating Body-Surround Gate Transistor with High-$k$ Dielectric Films
スポンサーリンク
概要
- 論文の詳細を見る
In this study, to overcome temperature-related problems of floating body-surround gate transistors with high-$k$ materials, we have numerically investigated the temperature distribution in n-type silicon (Si) nanowires, in relation to the self-heating effect at steady state, by using a three-dimensional (3-D) device simulator. The dependences of temperature distribution in the Si nanowire on impurity concentration and cross sectional area were analyzed. First, it was found that the maximum temperature in the Si nanowire increases with increasing impurity concentration, and the increasing maximum temperature leads to a larger shift of the position of the maximum temperature from the center. Next, it was also found that the temperature distribution is independent of the cross sectional area of the Si nanowire. Finally, it was clarified that the asymmetric temperature distribution in the Si nanowire is caused by the Seebeck effect. This study shows useful results for future nano-scale silicon–metal oxide semiconductor (Si–MOS) device design to suppress the self-heating effect.
- 2007-05-30
著者
-
Endoh Tetsuo
Research Institute Of Electrical Communication Tohoku University
-
Tanaka Kousuke
Research Institute of Electrical Communication, Tohoku University, 2-1-1 Katahira, Aoba-ku, Sendai 980-8577, Japan
-
Endoh Tetsuo
Research Institute of Electrical Communication, Tohoku University, 2-1-1 Katahira, Aoba-ku, Sendai 980-8577, Japan
関連論文
- Evaluation of the Voltage Down Converter(VDC)with Low Ratio of consuming Current to Load Current in DC/AC Operation Mode
- Hydrogen-Controlled Crystallinity of 3C-SiC Film on Si(001) Grown with Monomethylsilane
- Ge-Dot Formation on Si(111)-7 × 7 Surface with C Predeposition Using Monomethylsilane
- High-Performance Buried-Gate Surrounding Gate Transistor for Future Three-Dimensional Devices
- An Analysis of Program and Erase Mechanisms for Floating Channel Type Surrounding Gate Transistor Flash Memory Cells(Semiconductor Materials and Devices)
- New Three-Dimensional High-Density Stacked-Surrounding Gate Transistor (S-SGT) Flash Memory Architecture Using Self-Aligned Interconnection Fabrication Technology without Photolithography Process for Tera-Bits and Beyond
- Buried Gate Type SGT Flash Memory(The IEICE Transactions (published in Japanese) Vol. J86-C, No.5 (Electronics))
- Influence of Silicon Wafer Loading Ambient on Chemical Composition and Thickness Uniformity of Sub-5-nm-Thick Oxide Films : Surfaces, Interfaces, and Films
- The Analysis of the Stacked-Surrounding Gate Transistor(S-SGT)DRAM for the High Speed and Low Voltage Operation
- New Write/Erase Operation Technology for Flash EEPROM Cells to Improve the Read Disturb Characteristics
- New Reduction Mechanism of the Stress Leakage Current Based on the Deactivation of Step Tunneling Sites for Thin Oxide Films
- An Analytic Steady-State Current-Voltage Characteristics of Short Channel Fully-Depleted Surrounding Gate Transistor (FD-SGT) (Special Issue on New Concept Device and Novel Architecture LSIs)
- An Accurate Model of Fully-Depleted Surrounding Gate Transistor (FD-SGT) (Special Issue on New Concept Device and Novel Architecture LSIs)
- Physical Origin of Stress-Induced Leakage Currents in Ultra-Thin Silicon Dioxide Films(Ultra-Thin Gate Insulators,Fundamentals and Applications of Advanced Semiconductor Devices)
- Study of 30-nm Double-Gate MOSFET with Halo Implantation Technology Using a Two-Dimensional Device Simulator(Novel MOSFET Structures,Fundamentals and Applications of Advanced Semiconductor Devices)
- Thin-Film Deposition of Silicon-Incorporated Diamond-Like Carbon by Plasma-Enhanced Chemical Vapor Deposition Using Monomethylsilane as a Silicon Source
- Study of Self-Heating in Si Nano Structure for Floating Body-Surround Gate Transistor with High-$k$ Dielectric Films
- New Three-Dimensional High-Density Stacked-Surrounding Gate Transistor (S-SGT) Flash Memory Architecture Using Self-Aligned Interconnection Fabrication Technology without Photolithography Process for Tera-Bits and Beyond