Current Development Status and Future Challenges of Ferroelectric Random Access Memory Technologies
スポンサーリンク
概要
- 論文の詳細を見る
For ferroelectric random access memory (FRAM) to be beneficial in future mobile devices, high-density FRAM with nm scaled cell should be developed. We have succeeded in scaling further the cell size of one-pass transistor and one-storage capacitor (1T1C) FRAM down to 0.27 μm2 at 150 nm technology node. Owing to new SrRuO3 (SRO) electrode technology along with ultrathin PbZrTiO3 (PZT) using metal organic chemical vapor deposition (MOCVD) technology, two-dimensional (2-D) metal–insulator–metal (MIM) ferroelectric capacitor was successfully scaled down vertically to 200 nm. By the application of a new double hard mask capacitor etching technology, 0.11-μm2-area 200-nm-thick 2-D PZT capacitor was successfully isolated with 180 nm spacing. As a result, a high remanent polarization of 40 μC/cm2 was obtained at 1.6 V on a 0.11 μm2 ferroelectric storage capacitor of the 0.27 μm2 cell 1T1C FRAM. Great advances in three-dimensional (3-D) ferroelectric capacitor, which is essential for 6–8 F2 cell 1T1C FRAM at nm scaled technology node, have been made by introducing a new atomic layer deposition (ALD) method for 3-D electrode and a novel MOCVD PZT deposition for 3-D PZT. As a result, for the first time, robust hysteresis was obtained from a 3-D PZT capacitor.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2006-04-30
著者
-
Kim Kinam
Advanced Technology Development 2 Memory Device Business Samsung Electronics Co.
-
Lee Sungyung
Advanced Technology Development 2 Memory Device Business Samsung Electronics Co.
-
Kim Kinam
Advanced Technology Development Team, Semiconductor R&D Center, Memory Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Ri, Giheung-Eup, Yongin-City, Gyeonggi-Do 449-711, Korea
-
Lee Sungyung
Advanced Technology Development Team, Semiconductor R&D Center, Memory Division, Samsung Electronics Co., Ltd., San #24, Nongseo-Ri, Giheung-Eup, Yongin-City, Gyeonggi-Do 449-711, Korea
関連論文
- High Density and Ultra-Low Power Mobile SRAM Using the Novel Double S^3 (Stacked Single-crystal Silicon) Technology and KrF lithography
- Tunnel Oxide Optimization to Improve Post-Cycling Retention of Flash Memories
- Highly Reliable 256Mb NOR Flash MLC with Self-Aligned Process and Controlled Edge Profile
- Optimization of Ring Type Electrode Process for High Density PRAM
- High Density (256Mb and Beyond) PRAM Integration Using 3-D Cell Array Transistors(Plenary Session,AWAD2006)
- High Density (256Mb and Beyond) PRAM Integration Using 3-D Cell Array Transistors(Plenary Session,AWAD2006)
- Robust 2-D Stack Capacitor Technologies for 64Mb 1T1C FRAM
- Robust 3-Metallization BEOL Process for 0.18μm Embedded FRAM
- Invited Integration Technologies for High Density Emerging New Memories (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- Invited Integration Technologies for High Density Emerging New Memories (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- Highly Manufacturable 64M bit Ultra Low Power SRAM Using a Novel 3-Dimensional S^3 (Stacked Single-crystal Si) Cell Technology
- Robust Two-Dimensional Stack Capacitor Technologies for 64 Mbit One-Transistor–One-Capacitor Ferroelectric Random Access Memory
- Ring Contact Electrode Process for High Density Phase Change Random Access Memory
- Highly Reliable Ring-Type Contact for High-Density Phase Change Memory
- MRAM's future prospects and its challenges
- High Density (256Mb and Beyond) PRAM Integration Using 3-D Cell Array Transistors
- Ge2Sb2Te5 Confined Structures and Integration of 64 Mb Phase-Change Random Access Memory
- Invited The prospective on New Emerging Memories (FRAM, MRAM, PRAM) in nano era (先端デバイスの基礎と応用に関するアジアワークショップ)
- [Invited] The Prospective on New Emerging Memories (FRAM, MRAM, PRAM) in nano era (AWAD2003 (Asia-Pacific Workshop on Fundamental and Application of Advanced Semiconductor Devices))
- Robust Three-Metallization Back End of Line Process for 0.18 μm Embedded Ferroelectric Random Access Memory
- Novel Capacitor Structure Using Sidewall Spacer for Highly Reliable Ferroelectric Random Access Memory Device
- Current Development Status and Future Challenges of Ferroelectric Random Access Memory Technologies