Fast and Accurate Power Bus Designer for Multi-Layers High-Speed Digital Boards(Integrated Electronics)
スポンサーリンク
概要
- 論文の詳細を見る
Fast and accurate power bus designer (FAPUD) for multi-layers high-speed digital boards is the power supply network design tool for accurate and precise high speed board. FAPUD is constructed based on two main algorithms of the PBEC (Path Based Equivalent Circuit) model and the network synthesis method. The PBEC model exploits simple arithmetic expressions of the lumped 1-D circuit model from the electrical parameters of a 2-D power distribution network. The circuit level design based on PBEC is carried with the proposed regional approach. The circuit level design directly calculates and determines the size of on-chip decoupling capacitors, the size and the location of off-chip decoupling capacitors, and the effective inductances of the package power bus. As a design output, a lumped circuit model and a pre-layout of the power bus including a whole decoupling capacitors are obtained after processing FAPUD. In the tuning procedure, the board re-optimization considering simultaneous switching noise (SSN) added by I/O switching in can be carried out because the I/O switching effect on a power supply noise can estimate for the operation frequency range with the lumped circuit model. Furthermore, if a design changes or needs to be tuned, FAPUD can modify design by replacing decoupling capacitors without consuming other design resources. Finally, FAPUD is accurate compared with conventional PEEC-based design tools, and its design time is 10 times faster than that of conventional PEEC-based design tools.
- 社団法人電子情報通信学会の論文
- 2006-07-01
著者
-
Jung Won‐young
Device Engineering Team Dongbu Hitek Co. Ltd.
-
Jung Won-young
Technical Engineering Center Dongbu Hitek
-
Jung Won‐young
Soongsil Univ. Seoul Kor
-
Jung Won-young
School Of Electronic Engineering Soongsil University:(present Office)r & D Nanno Solutions Inc.
-
Wee Jae-kyung
School Of Electronic Engineering Soongsil University
-
Jung Won-young
School Of Electronic Engineering Soongsil University
-
KIM Yong-Ju
Memory Research & Development Division, Hynix Semiconductor Inc.
-
Kim Yong-ju
Memory R&d Center Hynix
-
WEE Jae-Kyung
School of Electronic Engineering, Soongsil University
-
KIM Yong-Ju
Memory R&D Center
関連論文
- A Non-snapback NMOS ESD Clamp Circuit using Gate-Coupled Scheme with Isolated Well in a Bipolar-CMOS-DMOS Process(Session 7B : Si IC and Circuit Technology)
- A Precision Floating-Gate Mismatch Measurement Technique for Analog Application(Session 7B : Si IC and Circuit Technology)
- A Precision Floating-Gate Mismatch Measurement Technique for Analog Application(Session 7B : Si IC and Circuit Technology)
- A Physical-Based Modeling for Accurate Wide-Width LDMOS(Session 7B : Si IC and Circuit Technology)
- A Physical-Based Modeling for Accurate Wide-Width LDMOS(Session 7B : Si IC and Circuit Technology)
- A Non-snapback NMOS ESD Clamp Circuit using Gate-Coupled Scheme with Isolated Well in a Bipolar-CMOS-DMOS Process(Session 7B : Si IC and Circuit Technology)
- On-Chip Charged Device Model ESD Protection Design Method Using Very Fast Transmission Line Pulse System for RF ICs
- Analysis on the Behavior of a Low Voltage Triggered SCR ESD Clamp Circuit in Comparison between the Standard Transmission Line Pulse System and the Very Fast Transmission Line Pulse System
- Analysis on the Behavior of a Low Voltage Triggered SCR ESD Clamp Circuit in Comparison between the Standard Transmission Line Pulse System and the Very Fast Transmission Line Pulse System
- Measurement-Based Line Parameter Extraction Method for Multiple-Coupled Lines in Printed Circuit Boards(Special Issue on Microwave and Millimeter Wave Technology)
- Power Distribution Network Design Using Network Synthesis in High-Speed Digital Systems(Microwaves, Millimeter-Waves)
- Pipelined Wake-Up Scheme to Reduce Power Line Noise for Block-Wise Shutdown of Low-Power VLSI Systems(Low-Power System LSI, IP and Related Technologies)
- Novel Method of Interconnect Worstcase Establishment with Statistically-Based Approaches
- A Novel High-Speed and Low-Voltage CMOS Level-Up/Down Shifter Design for Multiple-Power and Multiple-Clock Domain Chips(Electronic Circuits)
- Fast and Accurate Power Bus Designer for Multi-Layers High-Speed Digital Boards(Integrated Electronics)
- A Latchup-Free ESD Power Clamp Circuit with Stacked-Bipolar Devices for High-Voltage Integrated Circuits
- Low-Hardware-Cost Motion Estimation with Large Search Range for VLSI Multimedia Processors(Image Processing and Video Processing)
- A Non-snapback ESD Protection Clamp Circuit Using Isolated Parasitic Capacitance in a 0.35μm Bipolar-CMOS-DMOS Process
- A Precision Floating-Gate Mismatch Measurement Technique for Analog Application
- Error Correcting 4/6 Modulation Codes for Holographic Data Storage
- A Digitally-Controlled SMPS Using a Novel High-Resolution DPWM Generator Based on a Pseudo Relaxation-Oscillation Technique
- A Digitally-Controlled SMPS Using a Novel High-Resolution DPWM Generator Based on a Pseudo Relaxation-Oscillation Technique