Low-Hardware-Cost Motion Estimation with Large Search Range for VLSI Multimedia Processors(Image Processing and Video Processing)
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we propose new low-hardware-cost motion estimation with a large search range for VLSI multimedia processors. It reduces the hardware amount required for pixel comparison by reducing both the spatial-resolution and bit-resolution of pixel values. Low-hardware-cost block-matching criterion is also employed. To avoid performance degradation from low resolution, we introduce an "outlier" pixel with large overload quantization error in the search window, and a search position is excluded from the motion estimation if its corresponding search window block contains one or more outliers. The proposed motion estimation is easy to implement in VLSI multimedia processors, and it significantly reduces the hardware amount when the search range is larger than ±64×±64. In MPEG2 MP@ML video compression with ±128×±128 search range, it reduces the hardware cost to 1/144 that of the full search algorithm, while its degradation of peak signal-to-noise ratio is 0.32 dB.
- 社団法人電子情報通信学会の論文
- 2005-09-01
著者
-
Wee Jae-kyung
School Of Electronic Engineering Soongsil University
-
Lee Seongsoo
School Of Electronic Engineering Soongsil University
-
Hong Min-cheol
School Of Electronic Engineering Soongsil University
関連論文
- Measurement-Based Line Parameter Extraction Method for Multiple-Coupled Lines in Printed Circuit Boards(Special Issue on Microwave and Millimeter Wave Technology)
- Power Distribution Network Design Using Network Synthesis in High-Speed Digital Systems(Microwaves, Millimeter-Waves)
- Pipelined Wake-Up Scheme to Reduce Power Line Noise for Block-Wise Shutdown of Low-Power VLSI Systems(Low-Power System LSI, IP and Related Technologies)
- Novel Method of Interconnect Worstcase Establishment with Statistically-Based Approaches
- A Novel High-Speed and Low-Voltage CMOS Level-Up/Down Shifter Design for Multiple-Power and Multiple-Clock Domain Chips(Electronic Circuits)
- Fast and Accurate Power Bus Designer for Multi-Layers High-Speed Digital Boards(Integrated Electronics)
- A Simple Bit Allocation Scheme Based on Adaptive Coding for MIMO-OFDM Systems with V-BLAST Detector(Papers Selected from ITC-CSCC 2004)
- Spatially Adaptive Noise Removal Algorithm Using Local Statistics
- Low-Hardware-Cost Motion Estimation with Large Search Range for VLSI Multimedia Processors(Image Processing and Video Processing)
- Error Correcting 4/6 Modulation Codes for Holographic Data Storage
- A Digitally-Controlled SMPS Using a Novel High-Resolution DPWM Generator Based on a Pseudo Relaxation-Oscillation Technique