A Novel High-Speed and Low-Voltage CMOS Level-Up/Down Shifter Design for Multiple-Power and Multiple-Clock Domain Chips(Electronic Circuits)
スポンサーリンク
概要
- 論文の詳細を見る
A novel high-speed and low-voltage CMOS level shifter circuit is proposed. The proposed circuit is suitable for block-level dynamic voltage and frequency scaling (DVFS) environment or multiple-clock and multiple-power-domain logic blocks. In order to achieve high performance in a chip consisting of logic blocks having different VDD voltages, the proposed circuit uses the circuit techniques to reduce the capacitive loading of input signals and to minimize the contention between pull-up and pull-down transistors through positive feedback loop. The techniques improve the slew rate of output signals, so that the level transient delay and duty distortions can be reduced. The proposed level up/down shifters are designed to operate over a wide range of voltage and frequency and verified with Berkeley's 65nm CMOS model parameters, which can cover a voltage range from 0.6 to 1.6V and at least frequency range up to 1000MHz within 3% duty errors. Through simulation with Berkeley's 65nm CMOS model parameters, the level shifter circuits can solve the duty distortion preventing them from high speed operation within the duty ratio error of 3% at 1GHz. For verification through performance comparison with reported level shifts, the simulations are carried out with 0.35μm CMOS technology, 0.13μm IBM CMOS technology and Berkeley's 65nm CMOS model parameters. The compared results show that delay time and duty ratio distortion are improved about 68% and 75%, respectively.
- 社団法人電子情報通信学会の論文
- 2007-03-01
著者
-
Jung Won‐young
Device Engineering Team Dongbu Hitek Co. Ltd.
-
Jung Won-young
Technical Engineering Center Dongbu Hitek
-
Jung Won‐young
Soongsil Univ. Seoul Kor
-
Jung Won-young
School Of Electronic Engineering Soongsil University:(present Office)r & D Nanno Solutions Inc.
-
Ha Jong‐chan
Dongbu Hitek Co. Ltd. Gyeonggi‐do Kor
-
Lim Ji-hoon
School Of Electronic Engineering Soongsil University
-
Wee Jae-kyung
School Of Electronic Engineering Soongsil University
-
Jung Won-young
School Of Electronic Engineering Soongsil University
-
KIM Yong-Ju
Memory Research & Development Division, Hynix Semiconductor Inc.
-
HA Jong-Chan
School of Electronic Engineering, Soongsil University
-
Kim Yong-ju
Memory R&d Center Hynix
-
Ha Jong-chan
School Of Electronic Engineering Soongsil University
-
WEE Jae-Kyung
School of Electronic Engineering, Soongsil University
-
KIM Yong-Ju
Memory R&D Center
関連論文
- A Non-snapback NMOS ESD Clamp Circuit using Gate-Coupled Scheme with Isolated Well in a Bipolar-CMOS-DMOS Process(Session 7B : Si IC and Circuit Technology)
- A Precision Floating-Gate Mismatch Measurement Technique for Analog Application(Session 7B : Si IC and Circuit Technology)
- A Precision Floating-Gate Mismatch Measurement Technique for Analog Application(Session 7B : Si IC and Circuit Technology)
- A Physical-Based Modeling for Accurate Wide-Width LDMOS(Session 7B : Si IC and Circuit Technology)
- A Physical-Based Modeling for Accurate Wide-Width LDMOS(Session 7B : Si IC and Circuit Technology)
- A Non-snapback NMOS ESD Clamp Circuit using Gate-Coupled Scheme with Isolated Well in a Bipolar-CMOS-DMOS Process(Session 7B : Si IC and Circuit Technology)
- On-Chip Charged Device Model ESD Protection Design Method Using Very Fast Transmission Line Pulse System for RF ICs
- Analysis on the Behavior of a Low Voltage Triggered SCR ESD Clamp Circuit in Comparison between the Standard Transmission Line Pulse System and the Very Fast Transmission Line Pulse System
- Analysis on the Behavior of a Low Voltage Triggered SCR ESD Clamp Circuit in Comparison between the Standard Transmission Line Pulse System and the Very Fast Transmission Line Pulse System
- Measurement-Based Line Parameter Extraction Method for Multiple-Coupled Lines in Printed Circuit Boards(Special Issue on Microwave and Millimeter Wave Technology)
- Power Distribution Network Design Using Network Synthesis in High-Speed Digital Systems(Microwaves, Millimeter-Waves)
- Pipelined Wake-Up Scheme to Reduce Power Line Noise for Block-Wise Shutdown of Low-Power VLSI Systems(Low-Power System LSI, IP and Related Technologies)
- Novel Method of Interconnect Worstcase Establishment with Statistically-Based Approaches
- A Novel High-Speed and Low-Voltage CMOS Level-Up/Down Shifter Design for Multiple-Power and Multiple-Clock Domain Chips(Electronic Circuits)
- Fast and Accurate Power Bus Designer for Multi-Layers High-Speed Digital Boards(Integrated Electronics)
- A Latchup-Free ESD Power Clamp Circuit with Stacked-Bipolar Devices for High-Voltage Integrated Circuits
- Low-Hardware-Cost Motion Estimation with Large Search Range for VLSI Multimedia Processors(Image Processing and Video Processing)
- A Non-snapback ESD Protection Clamp Circuit Using Isolated Parasitic Capacitance in a 0.35μm Bipolar-CMOS-DMOS Process
- A Precision Floating-Gate Mismatch Measurement Technique for Analog Application
- Error Correcting 4/6 Modulation Codes for Holographic Data Storage
- A Digitally-Controlled SMPS Using a Novel High-Resolution DPWM Generator Based on a Pseudo Relaxation-Oscillation Technique
- A Digitally-Controlled SMPS Using a Novel High-Resolution DPWM Generator Based on a Pseudo Relaxation-Oscillation Technique