A Novel Design Strategy for Class A CMOS Second Generation Current Conveyors(Special Section on Analog Circuit Techniques Supporting the System LSI Era)

スポンサーリンク

概要

• 論文の詳細を見る

• In this paper, a new design idea for class A CMOS second generation current conveyor(CCII)is discussed. Based on the proposed idea, a new architecture for a CMOS CCII is presented. The proposed circuit is free from body effect and provides high performance in terms of input resistance and transfer gain errors. HSPICE simulation results also have shown remarkable performance over the wide handwidth.

• 社団法人電子情報通信学会の論文
• 2001-02-01

著者

• 藤井 信男

  九州大学システム情報科学研究院電気電子システム工学部門

• Takagi S

  Graduate School Of Science And Engineering Tokyo Institute Of Technology

• Sato Takuro

  Niigata Institute Of Technology

• Sato Takahide

  Graduate School Of Science And Engineering Tokyo Institute Of Technology

• WADA Kazuyuki

  Toyohashi University of Technology

• EMAMI Sohrab

  the Graduate School of Science and Engineering, Tokyo Institute of Technology

• WADA Kazuyuki

  the Graduate School of Science and Engineering, Tokyo Institute of Technology

• TAKAGI Shigetaka

  the Graduate School of Science and Engineering, Tokyo Institute of Technology

• FUJII Nobuo

  the Graduate School of Science and Engineering, Tokyo Institute of Technology

• Sato T

  Graduate School Of Science And Engineering Tokyo Institute Of Technology

• Emami Sohrab

  The Graduate School Of Science And Engineering Tokyo Institute Of Technology

• Wada Kazuyuki

  Department Of Information And Computer Sciences Toyohashi University Of Technology Toyohashishi

• Takagi Shigetaka

  Tokyo Inst. Of Technol. Tokyo Jpn

関連論文

• 零出力発電制動を用いたリニアレールブレーキの電源システム
• リニア誘導モータを用いた発電制動型レールブレーキシステム
• リニアレールブレーキ用電機子の設計検討
• Isolation and molecular characterization of a SoWRKY1 transcription factor from spinach (Spinacia oleracea)
• 零出力発電制動を用いたリニアモータ型レールブレーキの励磁電源レス運転
• リニア誘導モータを応用したレールブレーキの設計と実験的検証
• Methods for Improving Efficiency of Linear Induction Motor for Urban Transit(Intemational Symposium on Speed-up and Service Technology for Railway and MAGLEV Systems)
• D702 METHODS FOR IMPROVING EFFICIENCY OF LINEAR INDUCTION MOTOR FOR URBAN TRANSIT
• リニア誘導モータの端効果の補償法について
• 空心形X-Yリニア同期モータ
• 新都市交通用リニア誘導モータの端効果補償特性
• X-Yリニア同期モータの磁束密度と推力特性
• 旅導型二次元駆動用モータの運動時の特性
• 自己回転型磁気車輸とそれを用いた試験車の特性
• 輸送用ラダー形リニア誘導モータの端効果に関する解析的検討
• 二層巻サーフェス誘導モータの静止時の特性
• 二次元駆動用サーフェス誘導モータ
• 磁気車輪の特性における二次導体壁高さの効果
• トロイダルコアを用いたサーフェス誘導モータの基本特性
• サーフェス誘導モータの電磁界解析
• 磁気車輪の磁極に関する解析的検討
• 永久磁石回転型磁気車輪の磁極と特性との関係
• 磁気車輪の電磁力分布の三次元数値計算
• FOREWORD (Special Section on Analog Technologies in Submicron Era)
• Design of Low Power Track and Hold Circuit Based on Two Stage Structure
• Multi-Path Analog Circuits Robust to Digital Substrate Noise
• High Speed Transconductance-C-Opamp Integrator Using Current-Feedback Amplifier(Building Block, Analog Circuit and Device Technologies)
• Design Optimization of Active Shield Circuits for Digital Noise Suppression Based on Average Noise Evaluation(Analog Circuit Techniques and Related Topics)
• Equivalent Saturated MOSFET Circuit with Wide Input Range(Analog Circuit Techniques and Related Topics)
• Optimized Design of Active Shield Circuit with Consideration on On-chip Layout
• Rail-to-Rail V-I Conversion Using a Pair of Single Channel MOSFETs Operating in Plural Regions
• Extension of Current Conveyor Concept and Its Applications
• Fully On-Chip Active Guard Band Circuit for Digital Noise Cancellation(Special Section on Analog Circuit Techniques and Relate)
• Wide-Input Range Linear Voltage-to-Current Converter Using Equivalent MOSFETs without Cutoff Region(Special Section on Analog Circuit Techniques and Related Topics)
• Design Optimization of Active Guard Band Circuit with Consideration on Device Matching and Frequency Characteristic
• High PSRR Active Guard Band Circuit For Digital Noise Suppression
• A Novel Design Strategy for Class A CMOS Second Generation Current Conveyors(Special Section on Analog Circuit Techniques Supporting the System LSI Era)
• Substrate Noise Suppression Using Active Guard Band Circuit
• A BiCMOS Seventh-Order Lowpass Channel-Select Filter Operating at 2.5V Supply for a Spread-Spectrum Wireless Receiver(Special Section on Analog Circuit Techniques and Related Topics)
• Zero Common-Mode Gain Fully Balanced Circuit Structure
• Design of an All-Pass Filter using a class AB 3-Input CMOS OTA
• Integrator-Based Filter Structures with Good Frequency Characteristics
• Design of a Novel Linear 3-Input CMOS OTA and Its Application to Filter Realization
• An Area-Efficient and Highly-Linear CMOS Four-Quadrant Analog Multiplier
• Forward Subchannel Control Scheme for TDD Multi-Carrier Mobile Communication System (Special Section on Multi-dimensional Mobile Information Networks)
• Two Dimensional Equalization Scheme of Orthogonal Coding Multi-Carrier CDMA(Special Section of Papers Selected from ITC-CSCC'97)
• Bit Error Rate Evaluation of Delay Time Control Scheme for Reverse Channel on Orthogonal Coding Multi-Carrier CDMA (Special Section on Mutli-dimensional Mobile Information Network)
• Over Current Protection for PFM Control DC-DC Converter
• High Efficiency DC-DC Converter for Wide-ranging Loads with Gradual Reverse Current Stopping Technique
• BS-8-9 Performance Analysis of Handoff Algorithm in Multi-hop Wireless Systems(BS-8. Technology and Architecture for Ubiquitous Network Systems,ENGLISH SESSION)
• Monte Carlo Study of Ortho-Positronium Laser Cooling
• Minimization of Output Errors of FIR Digital Filters by Multiple Decompositions of Signal Word
• Reduction of Bootstrapped Switch Area Consumption Using Pre-Charge Phase
• Rail-to-Rail OTA Based on Signal Decomposition(Analog Circuit Techniques and Related Topics)
• Wide Tuning Range Voltage-Controlled Ring Oscillator(Devices and Circuits for Next Generation Multi-Media Communication Systems)
• Mapping Circuit for Rail-to-Rail Operation
• Improved CMOS Microwave Linearity Based on the Modified Large-Signal BSIM Model(Semiconductor Materials and Devices)
• Improved CMOS Microwave Linearity Based on the Modified Large-Signal BSIM Model
• New Estimation Method for Fatty Acid Composition in Oil Using Near Infrared Spectroscopy(Analytical Chemistry)
• A 0.8-V Syllabic-Companding Log Domain Filter with 78-dB Dynamic Range in 0.35-μm CMOS
• Synthesis Method of All Low-Voltage CMOS Instantaneous-Companding Log Domain Integrators(Analog Circuit Techniques and Related Topics)
• An Unwrapping of Signals in Transform Domain and Its Application in Signal Reconstruction
• A Reassignment Method for Improved Readability of Time-Frequency Representations
• Active Shield Circuit for Digital Noise Suppression in Mixed-Signal Integrated Circuits(Analog Circuit Techniques and Related Topics)
• Reduction in Element Value Spreads on Integrator-Based Filters
• Topology-Independent Predistortion for Integrator-Based Filters (Special Section on Analog Technologies in Submicron Era)
• A Drive of Input and Output Impedance Effects of Functional Blocks into a Frequency Shift of Active Circuits
• Jitter Tolerant Continuous-Time Sigma-Delta A-D Converter Employing In-Loop Low-Pass Filter(Analog Circuit Techniques and Related Topics)
• リニア誘導モータを応用したレールブレーキの設計と実験的検証
• 零出力発電制動を用いたリニアモータ型レールブレーキの励磁電源レス運転
• Leapfrog Filters with Transmission Zeros Using OTA-C Integrator and Resistor-Based Addition Circuit
• Novel Superharmonic Injection-Locked Quadrature Oscillator
• Band Connections for Digital Substrate Noise Reduction Using Active Cancellation Circuits(Analog Circuit Techniques and Related Topics)
• A Rail-to-Rail CMOS Voltage Follower under Low Power Supply Voltage(Special Section on Analog Circuit Techniques Supporting the System LSI Era)
• Low Voltage OTA Using Two-MOSFET Subtractors between Rails(Special Section on Analog Circuit Techniques and Related Topics)
• Wide Dynamic Range MOS Analog Inverter (Special Issue on Circuit Technologies for Memory and Analog LSIs)
• MOSFET Instantaneous Companding Integrator(Special Section on Analog Circuit Techniques Supporting the System LSI Era)
• Active Shielding System for Digital Noise Suppression with Consideration on Arbitrary Noise Source Position
• Balanced-Type OTA using Common-Mode Gain Reduction Technique
• GaAs MESFET Linearized Transconductor and Active Load with no CMFB (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
• A Design of MOSFET-C Impedance Simulation Circuits Based on a GIC
• A Synthesis of Highly Linear MOS Circuits and Their Application to Filter Realization (Special Section on High-Performance MOS Analog Circuits)
• Active Guard Band Circuit With Automatic Tunability
• Track and Hold Circuit : Common Problems and Performance Improvement
• Monte Carlo Study of Ortho-Positronium Laser Cooling

もっと見る 閉じる

スポンサーリンク