An Area-Efficient and Highly-Linear CMOS Four-Quadrant Analog Multiplier
スポンサーリンク
概要
- 論文の詳細を見る
- 1997-05-06
著者
-
Tanaka Shinya
Wireless Laboratories Ntt Docomo Inc.
-
Takagi S
Graduate School Of Science And Engineering Tokyo Institute Of Technology
-
FUJII Nobuo
Department of Electrical and Electronic Systems Engineering, Faculty of Information Science and Elec
-
Tanaka S
Wireless Laboratories Ntt Docomo Inc.
-
TAKAGI Shigetaka
Department of Communications and Integrated Systems, Graduate School of Science and Engineering, Tok
-
JEONG Moonjae
Department of Physical Electronics, Tokyo Institute of Technology
-
Jeong Moonjae
The Department Of Physical Electronics Tokyo Institute Of Technology
-
Sato T
Graduate School Of Science And Engineering Tokyo Institute Of Technology
-
Takagi Shigetaka
Department Of Communications And Integrated Systems Graduate School Of Science And Engineering Tokyo
-
Fujii Nobuo
Department Of Civil Engineering
-
Takagi Shigetaka
Tokyo Inst. Of Technol. Tokyo Jpn
関連論文
- Experiments on Coherent Adaptive Antenna Array Diversity Receiver Based on Antenna-Weight Generation Common to Paths in W-CDMA Reverse Link(Special Issue on Multiple Access and Signal Transmission Techniques for Future Mobile Communications)
- Experiments on Decision Feedback Type Coherent Adaptive Antenna Array Diversity Receiver in W-CDMA Reverse Link (Special Issue on Adaptive Array Antenna Techniques for Advanced Wireless Communications)
- SB-13-1 Effect of Carrier Frequency Calibration of Adaptive Antenna Array Transmit Diversity in W-CDMA Forward Link
- Methods for Improving Efficiency of Linear Induction Motor for Urban Transit(Intemational Symposium on Speed-up and Service Technology for Railway and MAGLEV Systems)
- D702 METHODS FOR IMPROVING EFFICIENCY OF LINEAR INDUCTION MOTOR FOR URBAN TRANSIT
- FOREWORD (Special Section on Analog Technologies in Submicron Era)
- Capacitance Reduction Technique for Switched-Capacitor Circuits Based on Charge Distribution and Partial Charge Transfer
- DSP Code Optimization Utilizing Memory Addressing Operation (Special Section on Digital Signal Processing)
- Design of Low Power Track and Hold Circuit Based on Two Stage Structure
- Multi-Path Analog Circuits Robust to Digital Substrate Noise