A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design(Place and Routing)(<Special Section>VLSI Design and CAD Algorithms)

スポンサーリンク

概要

• 論文の詳細を見る

• As the CMOS technology enters the very deep submicron era, inter-wire coupling capacitance becomes the dominant part of load capacitance. The coupling effects have brought new challenges to routing algorithms on both delay estimation and optimization. In this paper, we propose a timing-driven global routing algorithm with consideration of coupling effects. Our two-phase algorithm based on timing-relax method includes a heuristic Steiner tree algorithm to guarantee the timing per formance of the initial solution and an optimization algorithm based on coupling-effect-transference. Experimental results are given to demonstrate the efficiency and accuracy of the algorithm.

• 社団法人電子情報通信学会の論文
• 2003-12-01

著者

• Gu Jun

  Department of Pharmacology, Tongji Medical College, Huazhong University of Science and Technology

• Hong X

  Department Of Computer Science And Technology Tsinghua University

• Hong Xianlong

  Department Of Computer Science And Technology Tsinghua University

• Gu Jun

  Department Of Computer Science Science & Technology University Of Hong Kong

• XU Jingyu

  Department of Computer Science and Technology, Tsinghua University

• JING Tong

  Department of Computer Science and Technology, Tsinghua University

• CAI Yici

  Department of Computer Science and Technology, Tsinghua University

• Hong Xianlong

  Dept. Of Computer Science And Technology Tnlist Tsinghua University

• Cai Y

  Tsinghua Univ. Beijing Chn

• Cai Yici

  Department Of Computer Science And Technology Tsinghua University

• Xu Jingyu

  Department Of Computer Science And Technology Tsinghua University

• Jing Tong

  Department Of Computer Science And Technology Tsinghua University

関連論文

• Antidepressant effects of a plant-derived flavonoid baicalein involving extracellular signal-regulated kinases cascade
• Antidepressant Effects of a Plant-Derived Flavonoid Baicalein Involving Extracellular Signal-Regulated Kinases Cascade
• Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
• In Vitro Antifungal Activity of ZJ-522, a New Triazole Restructured from Fluconazole and Butenafine, against Clinically Important Fungi in Comparison with Fluconazole and Butenafine(Pharmacology)
• A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design(Place and Routing)(VLSI Design and CAD Algorithms)
• VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing(Place and Routing)(VLSI Design and CAD Algorithms)
• A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design
• VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing
• VLSI Floorplanning with Boundary Constraints Using Corner Block List Representation(Special Section on VLSI Design and CAD Algorithms)
• E314 Application of a Soft Computing Method in Judgement on Characteristic of Coal Ash Slagging
• Effects of Different Levels of Exercise Volume on Endothelium-Dependent Vasodilation : Roles of Nitric Oxide Synthase and Heme Oxygenase
• Early Stage Power Supply Planning : A Heuristic Method for Codesign of Power/Ground Network and Floorplan
• Efficient Power Network Analysis with Modeling of Inductive Effects
• Efficient Partial Reluctance Extraction for Large-Scale Regular Power Grid Structures
• Logic and Layout Aware Level Converter Optimization for Multiple Supply Voltage
• Stochastic Interconnect Tree Construction Algorithm with Accurate Delay and Power Consideration(VLSI Design Technology and CAD)
• Navigating Register Placement for Low Power Clock Network Design(Floorplan and Placement, VLSI Design and CAD Algorithms)
• A Fast Delay Computation for the Hybrid Structured Clock Network(VLSI Design Technology and CAD)
• A Fast Decoupling Capacitor Budgeting Algorithm for Robust On-Chip Power Delivery(Physical Design)(VLSI Design and CAD Algorithms)
• Timing-Driven Global Routing with Efficient Buffer Insertion(VLSI Design Technology and CAD)
• Partial Random Walks for Transient Analysis of Large Power Distribution Networks(Physical Design)(VLSI Design and CAD Algorithms)
• Leakage-Aware TSV-Planning with Power-Temperature-Delay Dependence in 3D ICs

もっと見る 閉じる

スポンサーリンク