Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation

スポンサーリンク

概要

• 論文の詳細を見る

• In 3D IC design, thermal issue is a critical challenge. To eliminate hotspots, physical layouts are always adjusted by some incremental changes, such as shifting or duplicating hot blocks. In this paper, we distinguish the thermal-aware incremental changes in three different categories: migrating computation, growing unit and moving hotspot blocks. However, these modifications may degrade the packing area as well as interconnect distribution greatly. In this paper, mixed integer linear programming (MILP) models are devised according to these different incremental changes so that multiple objectives can be optimized simultaneously. Furthermore, to avoid random incremental modification, which may be inefficient and need long runtime to converge, here potential gain is modeled for each candidate incremental change. Based on the potential gain, a novel thermal optimization flow to intelligently choose the best incremental operation is presented. Experimental results show that migrating computation, growing unit and moving hotspot can reduce max on-chip temperature by 7%, 13% and 15% respectively on MCNC/GSRC benchmarks. Still, experimental results also show that the thermal optimization flow can reduce max on-chip temperature by 14% to the initial packings generated by an existing 3D floorplanning tool CBA, and achieve better area and total wirelength improvement than individual operations do. The results with the initial packings from CBA_T (Thermal-aware CBA floorplanner) show that 13.5% temperature reduction can be obtained by our incremental optimization flow.

• 2009-12-01

著者

• MA Yuchun

  Dept. of Computer Science and Technology, TNList, Tsinghua University

• LI Xin

  Dept. of Computer Science and Technology, TNList, Tsinghua University

• WANG Yu

  E.E. Dept., TNList, Tsinghua University

• HONG Xianlong

  Dept. of Computer Science and Technology, TNList, Tsinghua University

• Hong X

  Department Of Computer Science And Technology Tsinghua University

• Hong Xianlong

  Eda Lab Department Of Computer Science And Technology Tsinghua University

• Hong Xianlong

  Dept. Of Computer Science And Technology Tnlist Tsinghua University

• Li Xin

  Dept. Of Computer Science And Technology Tnlist Tsinghua University

• Wang Yu

  E.e. Dept. Tnlist Tsinghua University

• Ma Y

  The Department Of Computer Science And Technology Tsinghua University

• Ma Yuchun

  Dept. Of Computer Science And Technology Tnlist Tsinghua University

関連論文

• Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
• Efficient Power Network Analysis with Modeling of Inductive Effects
• Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
• A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design(Place and Routing)(VLSI Design and CAD Algorithms)
• VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing(Place and Routing)(VLSI Design and CAD Algorithms)
• A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design
• VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing
• VLSI Floorplanning with Boundary Constraints Using Corner Block List Representation(Special Section on VLSI Design and CAD Algorithms)
• Low Power Gated Clock Tree Driven Placement
• Efficient Power Network Analysis with Modeling of Inductive Effects
• Efficient Partial Reluctance Extraction for Large-Scale Regular Power Grid Structures
• Logic and Layout Aware Level Converter Optimization for Multiple Supply Voltage
• Stochastic Interconnect Tree Construction Algorithm with Accurate Delay and Power Consideration(VLSI Design Technology and CAD)
• Voltage Island Generation in Cell Based Dual-Vdd Design(VLSI Design Technology and CAD)
• Navigating Register Placement for Low Power Clock Network Design(Floorplan and Placement, VLSI Design and CAD Algorithms)
• A Fast Delay Computation for the Hybrid Structured Clock Network(VLSI Design Technology and CAD)
• Crosstalk and Congestion Driven Layer Assignment Algorithm(Circuit Theory)
• A Fast Decoupling Capacitor Budgeting Algorithm for Robust On-Chip Power Delivery(Physical Design)(VLSI Design and CAD Algorithms)
• Timing-Driven Global Routing with Efficient Buffer Insertion(VLSI Design Technology and CAD)
• Partial Random Walks for Transient Analysis of Large Power Distribution Networks(Physical Design)(VLSI Design and CAD Algorithms)
• Leakage-Aware TSV-Planning with Power-Temperature-Delay Dependence in 3D ICs

もっと見る 閉じる

スポンサーリンク