Partial Random Walks for Transient Analysis of Large Power Distribution Networks(Physical Design)(<Special Section>VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
This paper proposes a new simulation algorithm for analyzing large power distribution networks, modeled as linear RLC circuits, based on a novel partial random walk concept. The random walk simulation method has been shown to be an efficient way to solve for voltages of small number of nodes in a large power distribution network [1], but the algorithm becomes expensive to solve for voltages of nodes that are more than a few with high accuracy. In this paper, we combine direct methods like LU factorization with the random walk concept to solve power distribution networks when voltage wave forms from a large number of nodes are required. We extend the random walk algorithm to deal with general RLC networks and show that Norton companion models for capacitors and self-inductors are more amenable for transient analysis by using random walks than Thevenin companion models. We also show that by nodal analysis (NA) formulation for all the voltage sources, LU-based direct simulations of subcircuits can be speeded up. Experimental results demonstrate that the resulting algorithm, called partial random walk (PRW), has significant advantages over the existing random walk method especially when the VDD/GND nodes are sparse and accuracy requirement is high.
- 社団法人電子情報通信学会の論文
- 2004-12-01
著者
-
Tan S
Univ. California Ca Usa
-
Hong X
Department Of Computer Science And Technology Tsinghua University
-
Hong Xianlong
Department Of Computer Science And Technology Tsinghua University
-
Hong Xianlong
Dept. Of Computer Science And Technology Tnlist Tsinghua University
-
Tan Sheldon
Department Of Electrical Engineering University Of California
-
Luo Zuying
Department Of Computer Science And Technology Tsinghua University
-
GUO Weikun
Department of Electrical Engineering, University of California, Riverside
-
Guo Weikun
Department Of Electrical Engineering University Of California Riverside
関連論文
- Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
- A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design(Place and Routing)(VLSI Design and CAD Algorithms)
- VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing(Place and Routing)(VLSI Design and CAD Algorithms)
- A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design
- VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing
- VLSI Floorplanning with Boundary Constraints Using Corner Block List Representation(Special Section on VLSI Design and CAD Algorithms)
- Early Stage Power Supply Planning : A Heuristic Method for Codesign of Power/Ground Network and Floorplan
- Efficient Power Network Analysis with Modeling of Inductive Effects
- Efficient Partial Reluctance Extraction for Large-Scale Regular Power Grid Structures
- Logic and Layout Aware Level Converter Optimization for Multiple Supply Voltage
- Stochastic Interconnect Tree Construction Algorithm with Accurate Delay and Power Consideration(VLSI Design Technology and CAD)
- Navigating Register Placement for Low Power Clock Network Design(Floorplan and Placement, VLSI Design and CAD Algorithms)
- A Fast Delay Computation for the Hybrid Structured Clock Network(VLSI Design Technology and CAD)
- Fast Analysis of On-Chip Power Grid Circuits by Extended Truncated Balanced Realization Method
- A Fast Decoupling Capacitor Budgeting Algorithm for Robust On-Chip Power Delivery(Physical Design)(VLSI Design and CAD Algorithms)
- Timing-Driven Global Routing with Efficient Buffer Insertion(VLSI Design Technology and CAD)
- Partial Random Walks for Transient Analysis of Large Power Distribution Networks(Physical Design)(VLSI Design and CAD Algorithms)
- Efficient DDD-Based Interpretable Symbolic Characterization of Large Analog Circuits(Analog Design)(VLSI Design and CAD Algorithms)
- Efficient DDD-Based Interpretable Symbolic Characterization of Large Analog Circuits
- Leakage-Aware TSV-Planning with Power-Temperature-Delay Dependence in 3D ICs