Leakage-Aware TSV-Planning with Power-Temperature-Delay Dependence in 3D ICs
スポンサーリンク
概要
- 論文の詳細を見る
- 2011-12-01
著者
-
Hong X
Department Of Computer Science And Technology Tsinghua University
-
Hong Xianlong
Dept. Of Computer Science And Technology Tnlist Tsinghua University
-
Wang Yu
E.e. Dept. Tnlist Tsinghua University
-
Ma Y
The Department Of Computer Science And Technology Tsinghua University
-
Ma Yuchun
Dept. Of Computer Science And Technology Tnlist Tsinghua University
-
Dong Sheqin
Department Of Computer Science And Technology Tsinghua University
-
Cong Jason
Dept. Of Computer Science Univ. Of California
-
Wang Yu
Dept. Of Electronic Engineering Tsinghua University
-
WANG Kan
Dept. of Computer Science and Technology, Tsinghua University
-
DONG Sheqin
Dept. of Computer Science and Technology, Tsinghua University
-
Dong Sheqin
Dept. Of Computer Science And Technology Tsinghua University
-
Cong Jason
Dept. Of Computer Science Ucla
関連論文
- Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
- A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design(Place and Routing)(VLSI Design and CAD Algorithms)
- VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing(Place and Routing)(VLSI Design and CAD Algorithms)
- A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design
- VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing
- VLSI Floorplanning with Boundary Constraints Using Corner Block List Representation(Special Section on VLSI Design and CAD Algorithms)
- Efficient Power Network Analysis with Modeling of Inductive Effects
- Efficient Partial Reluctance Extraction for Large-Scale Regular Power Grid Structures
- 配線幅最適化とバッファ挿入を伴うスタイナ木生成アルゴリズム
- 配線幅最適化とバッファ挿入を伴うスタイナ木生成アルゴリズム
- A Fast Decoupling Capacitor Budgeting Algorithm for Robust On-Chip Power Delivery(Physical Design)(VLSI Design and CAD Algorithms)
- Timing-Driven Global Routing with Efficient Buffer Insertion(VLSI Design Technology and CAD)
- Partial Random Walks for Transient Analysis of Large Power Distribution Networks(Physical Design)(VLSI Design and CAD Algorithms)
- Leakage-Aware TSV-Planning with Power-Temperature-Delay Dependence in 3D ICs