VLSI Floorplanning with Boundary Constraints Using Corner Block List Representation(Special Section on VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
Boundary Constraints of VLSI floorplanning require a set of blocks to be placed along the boundaries of the chip. Thus, this set of blocks can be adjacent to I/O pads for external communication. Furthermore, these blocks are kept away from the central area so that they do not form blockage for internal routing. In the paper, we devise an algorithm of VLSI floorplanning with boundary constraints using a Corner Block List(CBL)representation[8]. We identify the necessary and sufficient conditions of the CBL representation for the boundary constraints. We design a linear time approach to scan the conditions and formulate a penalty function to punish the constraint violation. A simulated annealing process is adopted to optimize the floorplan. Experiments on MCNC benchmarks show promising results.
- 社団法人電子情報通信学会の論文
- 2001-11-01
著者
-
Hong X
Department Of Computer Science And Technology Tsinghua University
-
Gu Jun
Department Of Computer Science Science & Technology University Of Hong Kong
-
MA Yuchun
the Department of Computer Science and Technology, Tsinghua University
-
HONG Xianlong
the Department of Computer Science and Technology, Tsinghua University
-
DONG Sheqin
the Department of Computer Science and Engineering, University of California
-
CAI Yici
the Department of Computer Science and Technology, Tsinghua University
-
CHENG Chung-Kuan
the Department of Computer Science and Engineering, University of California
-
GU Jun
Computer Science Department, Hong Kong University of Science and Technology, Clear Water Bay
-
Hong Xianlong
Dept. Of Computer Science And Technology Tnlist Tsinghua University
-
Cai Y
Tsinghua Univ. Beijing Chn
-
Ma Y
The Department Of Computer Science And Technology Tsinghua University
-
Ma Yuchun
Dept. Of Computer Science And Technology Tnlist Tsinghua University
-
Dong Sheqin
Department Of Computer Science And Technology Tsinghua University
-
Ma Yuchun
The Department Of Computer Science And Technology Tsinghua University
-
Cheng Chung-kuan
The Department Of Computer Science And Engineering University Of California
-
Dong Sheqin
The Department Of Computer Science & Technology Tsinghua University
関連論文
- Antidepressant Effects of a Plant-Derived Flavonoid Baicalein Involving Extracellular Signal-Regulated Kinases Cascade
- Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
- In Vitro Antifungal Activity of ZJ-522, a New Triazole Restructured from Fluconazole and Butenafine, against Clinically Important Fungi in Comparison with Fluconazole and Butenafine(Pharmacology)
- A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design(Place and Routing)(VLSI Design and CAD Algorithms)
- VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing(Place and Routing)(VLSI Design and CAD Algorithms)
- A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design
- VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing
- VLSI Floorplanning with Boundary Constraints Using Corner Block List Representation(Special Section on VLSI Design and CAD Algorithms)
- E314 Application of a Soft Computing Method in Judgement on Characteristic of Coal Ash Slagging
- Effects of Different Levels of Exercise Volume on Endothelium-Dependent Vasodilation : Roles of Nitric Oxide Synthase and Heme Oxygenase
- Efficient Power Network Analysis with Modeling of Inductive Effects
- Efficient Partial Reluctance Extraction for Large-Scale Regular Power Grid Structures
- A Fast Decoupling Capacitor Budgeting Algorithm for Robust On-Chip Power Delivery(Physical Design)(VLSI Design and CAD Algorithms)
- Timing-Driven Global Routing with Efficient Buffer Insertion(VLSI Design Technology and CAD)
- Partial Random Walks for Transient Analysis of Large Power Distribution Networks(Physical Design)(VLSI Design and CAD Algorithms)
- Leakage-Aware TSV-Planning with Power-Temperature-Delay Dependence in 3D ICs
- Cluster Generation and Network Component Insertion for Topology Synthesis of Application-Specific Network-on-Chips