A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design

スポンサーリンク

概要

論文の詳細を見る
2003-12-01

著者

関連論文

Antidepressant effects of a plant-derived flavonoid baicalein involving extracellular signal-regulated kinases cascade
Antidepressant Effects of a Plant-Derived Flavonoid Baicalein Involving Extracellular Signal-Regulated Kinases Cascade
Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
In Vitro Antifungal Activity of ZJ-522, a New Triazole Restructured from Fluconazole and Butenafine, against Clinically Important Fungi in Comparison with Fluconazole and Butenafine(Pharmacology)
A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design(Place and Routing)(VLSI Design and CAD Algorithms)
VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing(Place and Routing)(VLSI Design and CAD Algorithms)
A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design
VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing
VLSI Floorplanning with Boundary Constraints Using Corner Block List Representation(Special Section on VLSI Design and CAD Algorithms)
E314 Application of a Soft Computing Method in Judgement on Characteristic of Coal Ash Slagging
Effects of Different Levels of Exercise Volume on Endothelium-Dependent Vasodilation : Roles of Nitric Oxide Synthase and Heme Oxygenase
Early Stage Power Supply Planning : A Heuristic Method for Codesign of Power/Ground Network and Floorplan
Efficient Power Network Analysis with Modeling of Inductive Effects
Efficient Partial Reluctance Extraction for Large-Scale Regular Power Grid Structures
Logic and Layout Aware Level Converter Optimization for Multiple Supply Voltage
Stochastic Interconnect Tree Construction Algorithm with Accurate Delay and Power Consideration(VLSI Design Technology and CAD)
Navigating Register Placement for Low Power Clock Network Design(Floorplan and Placement, VLSI Design and CAD Algorithms)
A Fast Delay Computation for the Hybrid Structured Clock Network(VLSI Design Technology and CAD)
A Fast Decoupling Capacitor Budgeting Algorithm for Robust On-Chip Power Delivery(Physical Design)(VLSI Design and CAD Algorithms)
Timing-Driven Global Routing with Efficient Buffer Insertion(VLSI Design Technology and CAD)
Partial Random Walks for Transient Analysis of Large Power Distribution Networks(Physical Design)(VLSI Design and CAD Algorithms)
Leakage-Aware TSV-Planning with Power-Temperature-Delay Dependence in 3D ICs

もっと見る

スポンサーリンク