A Fast Decoupling Capacitor Budgeting Algorithm for Robust On-Chip Power Delivery(Physical Design)(<Special Section>VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we present an efficient method to budget onchip decoupling capacitors (decaps) to optimize power delivery networks in an area efficient way. Our algorithm is based on an efficient gradient-based non-linear programming method for searching the solution. Our contributions are an efficient gradient computation method (time-domain merged adjoint network method) and a novel equivalent circuit modeling technique to speed up the optimization process. Experimental results demonstrate that the algorithm is capable of efficiently optimizing very large scale P/G networks.
- 2004-12-01
著者
-
HONG Xianlong
Dept. of Computer Science and Technology, TNList, Tsinghua University
-
Tan S
Univ. California Ca Usa
-
Hong X
Department Of Computer Science And Technology Tsinghua University
-
Hong Xianlong
Dept. Of Computer Science And Technology Tnlist Tsinghua University
-
Cai Yici
Dept. Of Computer Science And Technology Tsinghua Univ.
-
FU Jingjing
Dept. of Computer Science and Technology, Tsinghua Univ.
-
LUO Zuying
Dept. of Computer Science and Technology, Tsinghua Univ.
-
TAN Sheldon
Dept. of Electrical Engineering, Univ. of California at Riverside
-
PAN Zhu
Dept. of Computer Science and Technology, Tsinghua Univ.
-
Pan Zhu
Dept. Of Computer Science And Technology Tsinghua Univ.
-
Luo Zuying
Department Of Computer Science And Technology Tsinghua University
-
Fu Jingjing
Dept. Of Computer Science And Technology Tsinghua Univ.
関連論文
- Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
- Efficient Power Network Analysis with Modeling of Inductive Effects
- Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
- A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design(Place and Routing)(VLSI Design and CAD Algorithms)
- VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing(Place and Routing)(VLSI Design and CAD Algorithms)
- A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design
- VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing
- VLSI Floorplanning with Boundary Constraints Using Corner Block List Representation(Special Section on VLSI Design and CAD Algorithms)
- Efficient Power Network Analysis with Modeling of Inductive Effects
- Efficient Partial Reluctance Extraction for Large-Scale Regular Power Grid Structures
- A Fast Decoupling Capacitor Budgeting Algorithm for Robust On-Chip Power Delivery(Physical Design)(VLSI Design and CAD Algorithms)
- Timing-Driven Global Routing with Efficient Buffer Insertion(VLSI Design Technology and CAD)
- Partial Random Walks for Transient Analysis of Large Power Distribution Networks(Physical Design)(VLSI Design and CAD Algorithms)
- Efficient DDD-Based Interpretable Symbolic Characterization of Large Analog Circuits(Analog Design)(VLSI Design and CAD Algorithms)
- Leakage-Aware TSV-Planning with Power-Temperature-Delay Dependence in 3D ICs