Efficient Partial Reluctance Extraction for Large-Scale Regular Power Grid Structures

スポンサーリンク

概要

• 論文の詳細を見る

• Inductive effect becomes important for on-chip global interconnects, like the power/ground (P/G) grid. Because of the locality property of partial reluctance, the inverse of partial inductance, the window-based partial reluctance extraction has been applied for large-scale interconnect structures. In this paper, an efficient method of partial reluctance extraction is proposed for large-scale regular P/G grid structures. With a block reuse technique, the proposed method makes full use of the structural regularity of the P/G grid. Numerical results demonstrate the proposed method is able to efficiently handle a P/G grid with up to one hundred thousands wire segments. It is several tens times faster than the window-based method, while generating accurate frequency-dependent partial reluctance and resistance.

• （社）電子情報通信学会の論文
• 2009-06-01

著者

• HONG Xianlong

  Dept. of Computer Science and Technology, TNList, Tsinghua University

• ZENG Shan

  Dept. of Computer Science and Technology, Tsinghua University

• YU Wenjian

  Dept. of Computer Science and Technology, Tsinghua National Laboratory for Information Science and T

• CHENG Chung-Kuan

  Dept. of Computer Science and Engineering, University of California, San Diego

• Hong Xianlong

  Eda Lab Department Of Computer Science And Technology Tsinghua University

• Hong Xianlong

  Dept. Of Computer Science And Technology Tsinghua National Laboratory For Information Science And Te

• Hong Xianlong

  Dept. Of Computer Science And Technology Tnlist Tsinghua University

• SHI Jin

  Dept. of Computer Science & Tech., Tsinghua University

• Shi Jin

  Dept. Of Computer Science & Tech. Tsinghua University

• Zeng Shan

  Dept. Of Computer Science And Technology Tsinghua University

• Yu Wenjian

  Dept. Of Computer Science And Technology Tsinghua National Laboratory For Information Science And Te

• Yu Wenjian

  Dept. Computer Science & Technology Tsinghua Univ.

• Hong Xianlong

  Dept. Of Computer Science And Technology Tsinghua National Laboratory For Information Science And Te

• Cheng Chung‐kuan

  Dept. Of Computer Science And Engineering University Of California

• Cheng Chung-Kuan

  Dept. of Computer Science and Engineering, University of California

関連論文

• Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
• Efficient Power Network Analysis with Modeling of Inductive Effects
• Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
• A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design(Place and Routing)(VLSI Design and CAD Algorithms)
• VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing(Place and Routing)(VLSI Design and CAD Algorithms)
• A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design
• VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing
• VLSI Floorplanning with Boundary Constraints Using Corner Block List Representation(Special Section on VLSI Design and CAD Algorithms)
• A-3-9 シャントコンダクタンスを挿入したオンチップ伝送線路のアイパターン評価(A-3.VLSI設計技術,一般講演)
• Low Power Gated Clock Tree Driven Placement
• Efficient Power Network Analysis with Modeling of Inductive Effects
• Efficient Partial Reluctance Extraction for Large-Scale Regular Power Grid Structures
• Logic and Layout Aware Level Converter Optimization for Multiple Supply Voltage
• Stochastic Interconnect Tree Construction Algorithm with Accurate Delay and Power Consideration(VLSI Design Technology and CAD)
• Voltage Island Generation in Cell Based Dual-Vdd Design(VLSI Design Technology and CAD)
• Navigating Register Placement for Low Power Clock Network Design(Floorplan and Placement, VLSI Design and CAD Algorithms)
• A Fast Delay Computation for the Hybrid Structured Clock Network(VLSI Design Technology and CAD)
• Crosstalk and Congestion Driven Layer Assignment Algorithm(Circuit Theory)
• A Fast Decoupling Capacitor Budgeting Algorithm for Robust On-Chip Power Delivery(Physical Design)(VLSI Design and CAD Algorithms)
• Accurate Eye Diagram Prediction Based on Step Response and Its Application to Low-Power Equalizer Design
• Improved Boundary Element Method for Fast 3-D Interconnect Resistance Extraction(Microwaves, Millimeter-Waves)
• Timing-Driven Global Routing with Efficient Buffer Insertion(VLSI Design Technology and CAD)
• Partial Random Walks for Transient Analysis of Large Power Distribution Networks(Physical Design)(VLSI Design and CAD Algorithms)
• Leakage-Aware TSV-Planning with Power-Temperature-Delay Dependence in 3D ICs

もっと見る 閉じる

スポンサーリンク