Voltage Island Generation in Cell Based Dual-Vdd Design(VLSI Design Technology and CAD)

スポンサーリンク

概要

• 論文の詳細を見る

• The voltage island style has been widely accepted as an effective way to design low power high performance chips. This paper proposes an automated voltage island generation flow in standard cell based designs. Two important objectives in voltage island designs are addressed in this flow: 1) reducing power dissipation under given performance constraints; 2) reducing implementation overheads, mainly layout overheads caused by cell clustering to form islands. The first objective is handled with timing and power driven netweighting and timing analysis in voltage assignment. For the second objective, we propose layout aware voltage assignment, i.e., voltage assignment during placement. We iteratively perform the following to adjustments: adjustment on voltage assignment to facilitate voltage island generation, and adjustment on cell locations to cluster cells in voltage islands. These iterations lead to a flow featured with tightly integrated voltage assignment and cell placement. Experimental results have demonstrated the advantages of our approach.

• 社団法人電子情報通信学会の論文
• 2007-01-01

著者

• Hong Xianlong

  Eda Lab Department Of Computer Science And Technology Tsinghua University

• Hong Xianlong

  Dept. Of Computer Science And Technology Tsinghua National Laboratory For Information Science And Te

• Hong Xianlong

  Eda Lab Department Of Computer Science & Technology Tsinghua University

• CAI Yici

  EDA Lab, Department of Computer Science & Technology, Tsinghua University

• Cai Yici

  Tsinghua Univ. Beijing Chn

• ZHOU Qiang

  Department of Computer Science and Technology, Tsinghua University

• LIU Bin

  EDA lab, Department of Computer Science and Technology, Tsinghua University

• ZHOU Qiang

  EDA lab, Department of Computer Science and Technology, Tsinghua University

• Cai Yici

  Eda Lab Department Of Computer Science & Technology Tsinghua University

• Liu Bin

  Eda Lab Department Of Computer Science And Technology Tsinghua University:(present Office)department

• Zhou Qiang

  Department Of Computer Science And Technology Tsinghua University

• Zhou Qiang

  Eda Lab Department Of Computer Science And Technology Tsinghua University

• Hong Xianlong

  Dept. Of Computer Science And Technology Tsinghua National Laboratory For Information Science And Te

関連論文

• Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
• Low Power Gated Clock Tree Driven Placement
• Dummy Fill Aware Buffer Insertion after Layer Assignment Based on an Effective Estimation Model
• Efficient Power Network Analysis with Modeling of Inductive Effects
• Efficient Partial Reluctance Extraction for Large-Scale Regular Power Grid Structures
• Logic and Layout Aware Level Converter Optimization for Multiple Supply Voltage
• Stochastic Interconnect Tree Construction Algorithm with Accurate Delay and Power Consideration(VLSI Design Technology and CAD)
• Voltage Island Generation in Cell Based Dual-Vdd Design(VLSI Design Technology and CAD)
• Navigating Register Placement for Low Power Clock Network Design(Floorplan and Placement, VLSI Design and CAD Algorithms)
• A Fast Delay Computation for the Hybrid Structured Clock Network(VLSI Design Technology and CAD)
• Crosstalk and Congestion Driven Layer Assignment Algorithm(Circuit Theory)
• Estrogen Deficiency Leads to Impaired Osteogenic Differentiation of Periodontal Ligament Stem Cells in Rats
• Peak Temperature Reduction by Physical Information Driven Behavioral Synthesis with Resource Usage Allocation
• TimFastPlace: Critical-path based timing driven FastPlace

もっと見る 閉じる

スポンサーリンク