Peak Temperature Reduction by Physical Information Driven Behavioral Synthesis with Resource Usage Allocation

スポンサーリンク

概要

• 論文の詳細を見る

• High temperature adversely impacts on circuits reliability, performance, and leakage power. During behavioral synthesis, both resource usage allocation and resource binding influence thermal profile. Current thermal-aware behavioral syntheses do not utilize location information of resources from floorplan and in addition only focus on binding, ignoring allocation. This paper proposes thermal-aware behavioral synthesis with resource usage allocation. Based on a hybrid metric of physical location information and temperature, we rebind operations and reallocate the number of resources under area constraint. Our approach effectively controls peak temperature and creates even power densities among resources of different types and within resources of the same type. Experimental results show an average of 8.6°C drop in peak temperature and 5.3% saving of total power consumption with little latency overhead.

• （社）電子情報通信学会の論文
• 2009-12-01

著者

• ZHOU Qiang

  EDA lab, Department of Computer Science and Technology, Tsinghua University

• Bian Jinian

  Eda Lab Department Of Computer Science And Technology Tsinghua University

• Zhou Qiang

  Eda Lab Department Of Computer Science And Technology Tsinghua University

• YU Junbo

  EDA lab, Department of Computer Science and Technology, Tsinghua University

• QU Gang

  Electrical and Computer Engineering Department, University of Maryland

• Qu Gang

  Electrical And Computer Engineering Department University Of Maryland

• Yu Junbo

  Eda Lab Department Of Computer Science And Technology Tsinghua University

• Bian Jinian

  Eda Lab Dep. Of Computer Sci. And Technol. Tsinghua Univ.

関連論文

• Pipeline-Based Partition Exploration for Heterogeneous Multiprocessor Synthesis
• Exploring Partitions Based on Search Space Smoothing for Heterogeneous Multiprocessor System
• Fast Custom Instruction Identification Algorithm Based on Basic Convex Pattern Model for Supporting ASIP Automated Design
• Voltage Island Generation in Cell Based Dual-Vdd Design(VLSI Design Technology and CAD)
• Crosstalk and Congestion Driven Layer Assignment Algorithm(Circuit Theory)
• Constrained Stimulus Generation with Self-Adjusting Using Tabu Search with Memory
• Peak Temperature Reduction by Physical Information Driven Behavioral Synthesis with Resource Usage Allocation
• Processor Accelerator Customization through Data Flow Graph Exploration

スポンサーリンク