Low Power Gated Clock Tree Driven Placement

スポンサーリンク

概要

• 論文の詳細を見る

• As power consumption of the clock tree dominates over 40% of the total power in modem high performance VLSI designs, measures must be taken to keep it under control. One of the most effective methods is based on clock gating to shut off the clock when the modules are idle. However, previous works on gated clock tree power minimization are mostly focused on clock routing and the improvements are often limited by the given registers placement. The purpose of this work is to navigate the registers during placement to further reduce the clock tree power based on clock gating. Our method performs activity-aware register clustering that reduces the clock tree power not only by clumping the registers into a smaller area, but also by pulling the registers with the similar activity patterns closely to shut off the clock more time for the resultant subtrees. In order to reduce the impact of signal nets wirelength and power due to register clustering, we apply the timing and activity based net weighting in [14], which reduces the nets switching power by assigning a combination of activity and timing weights to the nets with higher switching rates or more critical timing. To tradeoff the power dissipated by the clock tree and the control signal, we extend the idea of local ungating in [6] and propose an algorithm of gate control signal optimization, which still sets the gate enable signal high if a register is active for a number of consecutive clock cycles. Experimental results on a set of MCNC benchmarks show that our approach is able to reduce the power and total wirelength of clock tree greatly with minimal overheads.

• （社）電子情報通信学会の論文
• 2008-02-01

著者

• Hong Xianlong

  Eda Lab Department Of Computer Science And Technology Tsinghua University

• Hong Xianlong

  Dept. Of Computer Science And Technology Tsinghua National Laboratory For Information Science And Te

• Hong Xianlong

  Eda Lab Department Of Computer Science & Technology Tsinghua University

• SHEN Weixiang

  EDA Lab, Department of Computer Science & Technology, Tsinghua University

• CAI Yici

  EDA Lab, Department of Computer Science & Technology, Tsinghua University

• HU Jiang

  Department of Electrical and Computer Engineering, Texas A&M University

• Cai Yici

  Tsinghua Univ. Beijing Chn

• Cai Yici

  Eda Lab Department Of Computer Science & Technology Tsinghua University

• Hu Jiang

  Department Of Electrical And Computer Engineering Texas A&m University

• Shen Weixiang

  Eda Lab Department Of Computer Science & Technology Tsinghua University

• Hong Xianlong

  Dept. Of Computer Science And Technology Tsinghua National Laboratory For Information Science And Te

関連論文

• Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
• Low Power Gated Clock Tree Driven Placement
• Dummy Fill Aware Buffer Insertion after Layer Assignment Based on an Effective Estimation Model
• Efficient Power Network Analysis with Modeling of Inductive Effects
• Efficient Partial Reluctance Extraction for Large-Scale Regular Power Grid Structures
• Logic and Layout Aware Level Converter Optimization for Multiple Supply Voltage
• Stochastic Interconnect Tree Construction Algorithm with Accurate Delay and Power Consideration(VLSI Design Technology and CAD)
• Voltage Island Generation in Cell Based Dual-Vdd Design(VLSI Design Technology and CAD)
• Navigating Register Placement for Low Power Clock Network Design(Floorplan and Placement, VLSI Design and CAD Algorithms)
• A Fast Delay Computation for the Hybrid Structured Clock Network(VLSI Design Technology and CAD)
• Crosstalk and Congestion Driven Layer Assignment Algorithm(Circuit Theory)

もっと見る 閉じる

スポンサーリンク