TimFastPlace: Critical-path based timing driven FastPlace

スポンサーリンク

概要

• 論文の詳細を見る

• In this paper, we propose a critical-path based timing driven FastPlace, named TimFastPlace, which uses an iterative critical path-based weighting model to optimize the critical path delay at the equation solving stage. Experimental results on several industry cases and ISCAS89 cases show that we are able to obtain up to 30.83% Worst Negative Slack (WNS), an average of 23.42% WNS and 18.87% Total Negative Slack (TNS) improvement in circuit delays at an average of 2.54% wire length increase. Besides, runtime is kept at the same level as FastPlace.

著者

• Zhou Qiang

  Department Of Computer Science And Technology Tsinghua University

• Lu Yongqiang

  Department Of Computer Science And Technology Tsinghua University

• LIN Yaping

  College of Information Science and Engineering in Hunan University

• Wu Qiang

  College of Information Science and Engineering, Hunan University

• Zhang Jiliang

  Department of Computer Science and Technology, Tsinghua University

• Zhao Kang

  Department of Computer Science and Technology, Tsinghua University

関連論文

• Logic and Layout Aware Level Converter Optimization for Multiple Supply Voltage
• Voltage Island Generation in Cell Based Dual-Vdd Design(VLSI Design Technology and CAD)
• Navigating Register Placement for Low Power Clock Network Design(Floorplan and Placement, VLSI Design and CAD Algorithms)
• A Fast Delay Computation for the Hybrid Structured Clock Network(VLSI Design Technology and CAD)
• Crosstalk and Congestion Driven Layer Assignment Algorithm(Circuit Theory)
• Estrogen Deficiency Leads to Impaired Osteogenic Differentiation of Periodontal Ligament Stem Cells in Rats
• Efficient verification of IP watermarks in FPGA designs through lookup table content extracting
• TimFastPlace: Critical-path based timing driven FastPlace
• Towards Dynamic and Scalable High-Speed IP Address Lookup Based on B+ Tree
• Skyline Monitoring in Wireless Sensor Networks

スポンサーリンク