Early Stage Power Supply Planning : A Heuristic Method for Codesign of Power/Ground Network and Floorplan
スポンサーリンク
概要
- 論文の詳細を見る
Its a trend to consider the power supply integrity at early stage to improve the design quality. Specifically, floorplanning process is modified to improve the power supply as well. In the modified floorplanning process, both the floorplan and power/ground (P/G) network are adjusted to search for optimal floorplan as well as the most robust power supply. In this paper, we propose a novel algorithm to carry out this modified floorplanning. A new analytical method is proposed to estimate the voltage drop while the floorplan is varying constantly. This fast analytical voltage drop estimating method is plugged into the modified floorplanner to speed up the whole floorplanning process. Compared with previous methods, our algorithm can search for the optimal floorplan with consideration of power supply integrity more efficiently and therefore leads to better results. Furthermore, this paper also proposes a novel heuristic method to optimize the topology of P/G network. This optimization algorithm could construct a more robust power supply system. Experimental results show the method can speedup the IR-drop aware floorplanning process by about 10 times and reduce the routing area of P/G network while maintaining the floorplan quality and power supply integrity.
- （社）電子情報通信学会の論文
- 2008-12-01
著者
-
Hong Xianlong
Department Of Computer Science And Technology Tsinghua University
-
CAI Yici
Department of Computer Science and Technology, Tsinghua University
-
WANG Xiaoyi
Department of Computer Science and Technology, Tsinghua University
-
SHI Jin
Department of Computer Science and Technology, Tsinghua University
-
Shi Jin
Tsinghua Univ. Beijing Chn
-
Cai Yici
Department Of Computer Science And Technology Tsinghua University
-
Wang Xiaoyi
Department Of Computer Science And Technology Tsinghua University
関連論文
- A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design(Place and Routing)(VLSI Design and CAD Algorithms)
- A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design
- VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing
- Early Stage Power Supply Planning : A Heuristic Method for Codesign of Power/Ground Network and Floorplan
- Logic and Layout Aware Level Converter Optimization for Multiple Supply Voltage
- Stochastic Interconnect Tree Construction Algorithm with Accurate Delay and Power Consideration(VLSI Design Technology and CAD)
- Navigating Register Placement for Low Power Clock Network Design(Floorplan and Placement, VLSI Design and CAD Algorithms)
- A Fast Delay Computation for the Hybrid Structured Clock Network(VLSI Design Technology and CAD)
- Timing-Driven Global Routing with Efficient Buffer Insertion(VLSI Design Technology and CAD)
- Partial Random Walks for Transient Analysis of Large Power Distribution Networks(Physical Design)(VLSI Design and CAD Algorithms)
- Comparison of Digital Direct Readout Radiography with Conventional Film-screen Radiography for the Recognition of Pneumoconiosis in Dust-exposed Chinese Workers