Manabe Kenzo | System Devices Research Laboratories Nec Corporation
スポンサーリンク
概要
関連著者
-
Manabe Kenzo
System Devices Research Laboratories Nec Corporation
-
Tatsumi Toru
System Devices And Fundamental Research Nec Corporation
-
Yoshihara Takuya
System Devices Research Laboratories Nec Corporation
-
MANABE Kenzo
System Devices Research Laboratories, NEC Corporation
-
Takahashi Kensuke
System Devices Research Laboratories Nec Corporation
-
Watanabe Heiji
System Devices Research Laboratories Nec Corporation
-
Manabe Katsuya
System Devices Research Laboratories Nec Corporation
-
Watanabe Hirohito
System Devices Research Laboratories Nec Corp.
-
WATANABE Heiji
System Devices Research Laboratories, NEC Corporation
-
TATSUMI Toru
System Devices Research Laboratories, NEC Corporation
-
Tatsumi Toru
System Devices Research Laboratories Nec Corporation
-
Morioka Ayuka
System Devices Research Laboratories Nec Corporation
-
Ikarashi Taeko
System Devices Research Laboratories Nec Corporation
-
TAKAHASHI Kensuke
System Devices Research Laboratories, NEC Corporation
-
Hase Takashi
System Devices Research Laboratories Nec Corporation
-
Oshida Makiko
System Devices Research Laboratories Nec Corporation
-
Ikarashi Nobuyuki
System Devices Research Laboratories Nec Corporation
-
Yasutake Kiyoshi
Department Of Material And Life Science Graduate School Of Engineering Osaka University
-
MORIOKA Ayuka
System Devices Research Laboratories, NEC Corporation
-
IKARASHI Nobuyuki
System Devices Research Laboratories, NEC Corporation
-
IKARASHI Taeko
System Devices Research Laboratories, NEC Corp.
-
Watanabe Heiji
Department Of Material And Life Science Graduate School Of Engineering Osaka University
-
Ikarashi N
Nec Corporation Device Platforms Research Laboratories
-
Miura Yoshinao
System Devices Research Laboratories Nec Corporation
-
WAKABAYASHI Hitoshi
System Devices and Fundamental Research, NEC Corporation
-
Tanaka Masayasu
System Devices Research Laboratories Nec Corporation
-
TERASHIMA Koichi
System Devices Research Laboratories, NEC Corporation
-
OSHIDA Makiko
R&D Support Center, NEC Corporation
-
Wakabayashi Hitoshi
System Devices Research Laboratories Nec Corporation
-
Wakabayashi Hitoshi
System Devices And Fundamental Research Nec Corporation
-
IKARASHI Nobuyuki
NEC Corporation, Device Platforms Research Laboratories
-
Terashima Koichi
System Devices Research Laboratories Nec Corporation
-
Hase Takashi
System Devices Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
WATANABE Hirohito
System Devices Research Laboratories, NEC Corporation
-
HASE Takashi
System Devices Research Laboratories, NEC Corporation
-
OSHIDA Makiko
System Devices Research Laboratories, NEC Corporation
-
Takahashi Kensuke
System Devices Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
Manabe Kenzo
System Devices Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
Ikarashi Taeko
System Devices Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
-
Oshida Makiko
System Devices Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
著作論文
- High-Mobility Dual Metal Gate MOS Transistors with High-k Gate Dielectrics
- High Mobility Dual Metal Gate MOS Transistors with High-k Gate Dielectrics
- Fully Silicided NiSi Gates on HfSiON Gate Dielectrics for Low Power Application
- Analysis of the Origin of the Threshold Voltage Change Induced by Impurity in Fully Silicided NiSi/SiO_2 gate stacks
- Formation of Nickel Self-Aligned Silicide by Using Cyclic Deposition Method
- Formation of Nickel Self-Aligned Silicide by Using Cyclic Deposition Method
- Mechanism of Suppressed Change in Effective Work Functions for Impurity-Doped Fully Silicided NiSi Electrodes on Hf-Based Gate Dielectrics
- Fully Silicided NiSi Gate Electrodes on HfSiON Gate Dielectrics for Low-Power Applications
- Analysis of Origin of Threshold Voltage Change Induced by Impurity in Fully Silicided NiSi/SiO2 Gate Stacks
- Mechanism for Fermi Level Pinning at Electrode/Hf-Based Dielectric Interface: Systematic Study of Dependence of Effective Work Functions for Polycrystalline Silicon and Fully Silicided NiSi Electrodes on Hf Density at Interface