Current and future program of EUVL in Korea
スポンサーリンク
概要
- 論文の詳細を見る
The EUV consortium consisting of Hynix Semiconductor, Samsung Electronics, will contracted with Postech, Hanyang Univ., Pohang Accelerator Laboratory, Korea Electro technology Research Institute to develop the EUVL technology. The first development goals of this consortium will be to establish the key technology modules on the sources and the defect free masks. We present the research results of analysis of multiplayer structure and characterization of defects. Mo/Si multilayers deposited by sputtering process for the application of extreme ultra-violet (EUV) reflector have been characterized. Since the control of d-spacing is critical for higher reflectivity, an effective and accurate d-spacing measurement technology is required. Even though cross-sectional TEM and low-angle XRD are standard methods in evaluating multilayers, they provide different d-spacing values from each other. Cross-sectional TEM images can give us direct measurement of individual layer but cannot describe the optical behavior of the multilayer. On the contrary, low-angle XRD analysis can provide the resultant d-spacing which include the non-ideal factors. As a result, low-angle XRD can predict EUV peak position more precisely compared to the TEM analysis. Results of at-wavelength inspection of EUVL mask substrate defects which were smoothed using multilayer coatings are presented. Programmed mask substrate defects were made with 80nm gold (Au) spheres, which were deposited on the mask substrate before the Mo/Si reflective multilayer coating. After coating, at-wavelength and visible-light inspection of the mask substrates were performed. The smoothing process was found to be effective in significantly suppressing the EUV visibility of the defects.
- 社団法人電子情報通信学会の論文
- 2002-06-26
著者
-
AHN Jinho
Hanyang University, Department of Materials Science and Engineering
-
Kim O
Pohang Univ. Sci. And Technol. Kyungbuk Kor
-
Kim O
Pohang Univ. Of Science And Technology
-
Kim Ohyun
Pohang Univ. Sci. And Technol. Pohang Kor
-
Lee Seung
Hanyang University
-
Lee Seung
Department Of Materials Science & Engineering Hanyang University
-
Lee S
Department Of Materials Science & Engineering Hanyang University
-
Ahn J
Materials Science And Engineering Hanyang University
-
Ahn Jinho
Deptartment Of Materials Engineering Hanyang University
-
Ahn Jinho
Hanyang University
-
Yi Moonsuk
Pohang Univ. of Science and Technology
-
Kim Yong-Joo
Korea Electrotechnology Research Institute
-
Baik Sung
Pohang Accelerator Laboratory
-
Chun Young
Pohang Accelerator Laboratory
-
Chung Y‐c
Cprc Department Of Ceramic Engineering Hanyang University
-
Ahn J
Department Of Materials Science & Engineering Hanyang University
関連論文
- Resistance Switching Characteristics of Binary Metal Oxides
- Work function tunability of bilayer metal gate electrode (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- Work function tunability of bilayer metal gate electrode (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- Microstructure of YBa_2Cu_3O_ Superconductor Synthesized with Y_2BaCuO_5, BaCuO_2 and CuO
- The Reaction Sequence in the System Y_2BaCuO_5-BaCuO_2-CuO for YBa_2Cu_3O_ Formation
- Key Technology Development for EUVL Mask Fabrication(Session A8 Nano-Lithography)(2004 Asia-Pasific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 2004))
- Key Technology Development for EUVL Mask Fabrication(Session A8 Nano-Lithography)(2004 Asia-Pasific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 2004))
- Highly Anisotropic Etching of Tungsten-Nitride for an X-Ray Mask Absorber with an Inductively Coupled Plasma System
- Structural Characterization of a Mo/Ru/Si Extreme Ultraviolet (EUV) Reflector by Optical Modeling
- Analysis of Multilayer Structure for Reflection of Extreme-Ultraviolet Wavelength
- Current and future program of EUVL in Korea
- Current and future program of EUVL in Korea
- PH_3 Ion Shower Implantation and Rapid Thermal Anneal with Oxide Capping and Its Application to Source and Drain Formation of a Fully Depleted Silicon-on-Insulator Metal Oxide Semiconductor Field Effect Transistor
- The Dopant Diffusion Characteristics of the PH_3 Ion Shower Implantation (ISI) and RTA with Oxide Capping for SOI(Session A1 Si Novel Device and Process)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 20
- The Dopant Diffusion Characteristics of the PH_3 Ion Shower Implantation (ISI) and RTA with Oxide Capping for SOI(Session A1 Si Novel Device and Process)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 20
- Low Temperature (≤550℃) Fabrication of CMOS TFT's on Rapid-Thermal CVD Polycrystalline Silicon-Germanium Films
- Low Temperature(≦550℃) CMOS Thin-Film Transistors in RTCVD Poly-Si_Ge_ Films
- Fabrication of P-Channel MOS TFT's on Rapid Thermal CVD Polycrystalline Silicon-Germanium Films
- PMOS Thin-Film Transistors Fabricated in RTCVD Polycrystalline Silicon Germanium Films
- Numerical Investigation of Defect Printability in Extreme Ultraviolet (EUV) Reflector : Ru/Mo/Si Multilayer System
- Effects of SF_6 Addition to O_2 Plasma on Polyimide Etching
- Enhancement of Extreme Ultraviolet Reflective Multilayer Properties by the Insertion of Ru Barrier Layer
- Etching Characteristics of Fine Ta Patterns with Electron Cyclotron Resonance Chlorine Plasma
- Study on the Properties of Interlayer Low Dielectric Polyimide during Cl-Based Plasma Etching of Aluminum
- Internal Stress and Microstructure of WN_x Bilayer Films for X-Ray Masks
- A Trend of Electrical Installation in Korea
- Resistance Switching of HfO_2 Film and Its Application to Non-Volatile Memory
- Internal Stress and Microstructure of WNx Bilayer Films for X-Ray Masks