Evaluation of Inspection Process Strategies through VLSI Wafer-Process Simulation Analysis
スポンサーリンク
概要
- 論文の詳細を見る
- 社団法人電子情報通信学会の論文
- 2002-11-01
著者
-
FUJIOKA Hiromu
Department of Information Systems Engineering, Faculty of Engineering, Osaka University
-
NAKAMAE Koji
Department of Information System Engineering, Graduate School of Information Science and Technology,
-
Nakamae Koji
Department Of Information Systems Engineering Graduate School Of Information Science And Technology
-
Nakamae Koji
Department Of Electronic Engineering Faculty Of Engineering Osaka University
-
Fujioka Hiromu
Department Of Information Systems Engineering Graduate School Of Information Science And Technology
-
Fujioka Hiromu
Department Of Electronic Engineering Faculty Of Engineering Osaka University
-
NAKATA Haruki
Department of Information Systems Engineering, Graduate School of Information Science and Technology
-
NISHIYAMA Hidetoshi
Image Recognition and Inspection System Department, Production Engineering Research Laboratory, Hita
-
Nakata Haruki
Department Of Information Systems Engineering Graduate School Of Information Science And Technology
-
Nishiyama Hidetoshi
Image Recognition And Inspection System Department Production Engineering Research Laboratory Hitach
関連論文
- Edge Roughness Study of Chemically Amplified Resist in Low-Energy Electron-Beam Lithography Using Computer Simulation
- New Approach of Laser-SQUID Microscopy to LSI Failure Analysis
- Isochronous Detector for Real-Time Electron Beam Testing : Inspection and Testing
- Observation of Nuclear Excitation by Electron Transition (NEET) in ^Au with a Nanosecond Stroboscopic Electron Spectrometer
- Three-Dimensional Eye Movement Simulator Extracting Instantaneous Eye Movement Rotation Axes, the Plane Formed by Rotation Axes, and Innervations for Eye Muscles(Medical Engineering)
- EB Tester Line Delay Fault Localization Algorithm for Combinational Circuits Considering CAD Layout(Special Issue on Test and Verification of VLSI)
- Evaluation of Inspection Process Strategies through VLSI Wafer-Process Simulation Analysis
- C-12-5 Methodology for Layout-Based Diagnosis of VLSI Chips Considering Temperature Distribution
- Fault Diagnosis Technique for Yield Enhancement of Logic LSI Using I_DDQ(Special Section on Reliability Theory and Its Applications)
- Verification of Wafer Test Process Simulation in VLSI Manufacturing System and Its Application
- Effect of 300mm Wafer Transition and Test Processing Logistics on VLSI Manufacturing Final Test Process Efficiency and Cost
- Effect of Express Lots on Production Dispatching Rule Scheduling and Cost in VLSI Manufacturing Final Test Process
- Hierarchical Fault Tracing for VLSIs with Bi-directional Busses from CAD Layout Data in the CAD-Linked EB Test System
- Automatic Transistor-Level Performance Fault Tracing by Successive Circuit Extraction from CAD Layout Data for VLSI in the CAD-Linked EB Test System
- Matching of DUT Interconnection Pattern with CAD Layout in CAD-Linked Electron Beam Test System (Special Issue on LSI Failure Analysis)
- Automatic Tracing of Transistor-Level Performance Faults with CAD-Linked Electron Beam Test System
- Time- and Space-Focusing Detector System for Real-Time Electron Beam Testing
- Measurement of Surface Vacuum Potential from the Energy Spectrum of the Secondary Electron in the Scanning Electron Microscope
- A New CD Measurement Method Linked with the Electrical Properties of Devices