Greedy Optimization Algorithm for the Power/Ground Network Design to Satisfy the Voltage Drop Constraint
スポンサーリンク
概要
- 論文の詳細を見る
With the process technological progress in recent years, low voltage power supplies have become quite predominant. With this, the voltage margin has decreased and therefore the power/ground design that satisfies the voltage drop constraint becomes more important. In addition, the reduction of the power/ground total wiring area and the number of layers will reduce manufacturing and designing costs. So, we propose an algorithm that satisfies the voltage drop constraint and at the same time, minimizes the power/ground total wiring area. The proposed algorithm uses the idea of a network algorithm [1] where the edge which has the most influence on voltage drop is found. Voltage drop is improved by changing the resistance of the edge. The proposed algorithm is efficient and effectively updates the edge with the greatest influence on the voltage drop. From experimental results, compared with the conventional algorithm, we confirmed that the total wiring area of the power/ground was reducible by about 1/3. Also, the experimental data shows that the proposed algorithm satisfies the voltage drop constraint in the data whereas the conventional algorithm cannot.
- (社)電子情報通信学会の論文
- 2011-04-01
著者
-
GOTO Satoshi
Graduate School of Information, Production and Systems, Waseda University
-
GOTO Satoshi
Waseda University
-
Goto Satoshi
Waseda Univ. Jpn
-
Togawa N
Univ. Kitakyushu Kitakyushu‐shi Jpn
-
Togawa Nozomu
The Dept. Of Computer Science Waseda University
-
Yanagisawa Masao
Department Of Computer Science Waseda University
-
Yanagisawa Masao
Waseda University
-
Goto Satoshi
Waseda Univ.
-
Togawa Nozomu
Waseda University
-
Togawa Nozomu
Waseda Univ.
-
SODE TANAKA
Renesas Electronics Corp.
-
Masao Yanagisawa
School of Fundamental Science and Engineering Waseda University
関連論文
- Permutation Network for Reconfigurable LDPC Decoder Based on Banyan Network
- A-4-35 Constant Quality One-Pass Rate Control Algorithm in H.264/AVC
- BS-12-19 A Fast Block Type Decision Algorithm for H.264/AVC Intra Prediction(BS-12. Network Planning, Control, and Management)
- D-11-50 A Novel Fast Block Type Decision Algorithm for Intra Prediction in H.264/AVC High Profile
- D-11-14 A Mode Reduction Based Fast Integer Motion Estimation Algorithm for HDTV
- A-16-2 A Fast Mode Decision Algorithm for H.264/AVC Intra Prediction
- A LOW-POWER AND PERFORMANCE-AWARE DVB-S2 LDPC DECODER WITH LAYERED SCHEDULING
- Region-of-Interest based Preprocessing for H.264/AVC Encoding
- A Macroblock Homogeneity Detection Method and its Application for Block Size Decision in H.264/AVC
- Fast Inter Mode Decision Algorithm Based on Residual Feature