Watermarking for HDR Image Robust to Tone Mapping
スポンサーリンク
概要
- 論文の詳細を見る
High Dynamic Range (HDR) images have been widely applied in daily applications. However, HDR image is a special format, which needs to be pre-processed known as tone mapping operators for display. Since the visual quality of HDR images is very sensitive to luminance value variations, conventional watermarking methods for low dynamic range (LDR) images are not suitable and may even cause catastrophic visible distortion. Currently, few methods for HDR image watermarking are proposed. In this paper, two watermarking schemes targeting HDR images are proposed, which are based on µ-Law and bilateral filtering, respectively. Both of the subjective and objective qualities of watermarked images are greatly improved by the two methods. Whats more, these proposed methods also show higher robustness against tone mapping operations.
- 2011-11-01
著者
-
GOTO Satoshi
Waseda University
-
JINNO Takao
University of Kitakyushu
-
OKUDA Masahiro
University of Kitakyushu
-
Goto Satoshi
Waseda Univ.
-
Okuda Masahiro
The University Of Kitakyushu
-
Okuda Masahiro
Univ. Kitakyushu Kitakyushu‐shi Jpn
-
XUE Xinwei
University of Kitakyushu
-
Jin Xin
Waseda University
-
XUE Xinwei
Waseda University
-
JINNO Takao
The University of Kitakyushu
関連論文
- D-11-14 A Mode Reduction Based Fast Integer Motion Estimation Algorithm for HDTV
- High Contrast HDR Video Tone Mapping Based on Gamma Curves
- A LOW-POWER AND PERFORMANCE-AWARE DVB-S2 LDPC DECODER WITH LAYERED SCHEDULING
- Region-of-Interest based Preprocessing for H.264/AVC Encoding
- A Macroblock Homogeneity Detection Method and its Application for Block Size Decision in H.264/AVC
- Fast Inter Mode Decision Algorithm Based on Residual Feature
- Progressive Geometry Coding of Partitioned 3D Models(Man-Machine Systems, Multimeia Processing)
- Compression of 3D Models by Remesh on Texture Images
- Content-Based Motion Estimation with Extended Temporal-Spatial Analysis(Image Processing and Multimedia Systems, Recent Advances in Circuits and Systems-Part 1)
- Discussion on the Mechanism of Reversible Phase Change Optical Recording : Media
- Discussion on the Mechanism of Reversible Phase Change Optical Recording
- Permutation Network for Reconfigurable LDPC Decoder Based on Banyan Network
- Implementation of LDPC decoder for 802.16e (情報理論)
- A High Performance and Low Bandwidth Multi-Standard Motion Compensation Design for HD Video Decoder
- A 48 Cycles/MB H.264/AVC Deblocking Filter Architecture for Ultra High Definition Applications
- D-11-17 MOTION CORRELATION ADAPTION BASED INTER MODE DECISION ALGORITHM FOR H.264/AVC
- High Throughput VLSI Architecture of a Fast Mode Decision Algorithm for H.264/AVC Intra Encoding
- Adaptive Sub-Sampling Based Reconfigurable SAD Tree Architecture for HDTV Application
- Inhibition of Platelet Aggregation by Combined Therapy with Aspirin and Cilostazol after Off-Pump Coronary Artery Bypass Surgery
- JPEG Compatible Raw Image Coding Based on Polynomial Tone Mapping Model
- A-4-33 High Throughput Rate-1/2 Partially-Parallel Irregular LDPC Decoder
- A Bandwidth Optimized, 64 Cycles/MB Joint Parameter Decoder Architecture for Ultra High Definition H.264/AVC Applications
- Voltage and Level-Shifter Assignment Driven Floorplanning
- Surface Alteration of Amorphous Si_3N_4 Films by ArF Excimer Laser Irradiation
- Generic Permutation Network for QC-LDPC Decoder
- μ-Law Based HDR Coding and Its Error Analysis
- High Contrast HDR Video Tone Mapping Based on Gamma Curves
- ROI based Computational Complexity Reduction Scheme for H.264/AVC Encoder
- Progressive Geometry Coding of Partitioned 3D Models
- Multiple Region-of-Interest Based H.264 Encoder with a Detection Architecture in Macroblock Level Pipelining
- A 530Mpixels/s Intra Prediction Architecture for Ultra High Definition H.264/AVC Encoder
- Greedy Optimization Algorithm for the Power/Ground Network Design to Satisfy the Voltage Drop Constraint
- Cache Based Motion Compensation Architecture for Quad-HD H.264/AVC Video Decoder
- A 115mW 1Gbps QC-LDPC Decoder ASIC for WiMAX in 65nm CMOS
- A 98GMACs/W 32-Core Vector Processor in 65nm CMOS
- A 6.72-Gb/s 8 pJ/bit/iteration IEEE 802.15.3c LDPC Decoder Chip
- Watermarking for HDR Image Robust to Tone Mapping
- DVB-T2 LDPC Decoder with Perfect Conflict Resolution
- DVB-T2 LDPC Decoder with Perfect Conflict Resolution
- Greedy Algorithm for the On-Chip Decoupling Capacitance Optimization to Satisfy the Voltage Drop Constraint
- Cluster Generation and Network Component Insertion for Topology Synthesis of Application-Specific Network-on-Chips
- Bidirectional Local Template Patterns: An Effective and Discriminative Feature for Pedestrian Detection
- Joint Feature Based Rain Detection and Removal from Videos
- A High Performance HEVC De-Blocking Filter and SAO Architecture for UHDTV Decoder