Issue Mechanism for Embedded Simultaneous Multithreading Processor

スポンサーリンク

概要

• 論文の詳細を見る

• Simultaneous Multithreading (SMT) technology enhances instruction throughput by issuing multiple instructions from multiple threads within one clock cycle. For in-order pipeline to each thread, SMT processors can provide large number of issued instructions close to or surpass than using out-of-order pipeline. In this work, we show an efficient issue logic for predicated instruction sequence with the parallel flag in each instruction, where the predicate register based issue control is adopted and the continuous instructions with the parallel flag of ‘0’ are executed in parallel. The flag is pre-defined by a compiler. Instructions from different threads are issued based on the round-robin order. We also introduce an Instruction Queue skip mechanism for thread if the queue is empty. Using this kind of issue logic, we designed a 6 threads, 7-stage, in-order pipeline processor. Based on this processor, we compare round-robin issue policy (RR(T1-Tn)) with other policies: thread one always has the highest priority (PR(T1)) and thread one or thread n has the highest priority in turn (PR(T1-Tn)). The results show that RR(T1-Tn) policy outperforms others and PR(T1-Tn) is almost the same to RR(T1-Tn) from the point of view of the issued instructions per cycle.

• （社）電子情報通信学会の論文
• 2008-04-01

著者

• Imai Shigeki

  Sharp Corp. Tenri‐shi Jpn

• KIMURA Shinji

  Graduate School of Information Science, Nara Institute of Science and Technology

• Kimura Shinji

  Waseda Univ. Kitakyushu‐shi Jpn

• Kimura Shinji

  Graduate School Of Information Production And Systems Waseda University

• ZANG Chengjie

  Graduate School of Information, Production and Systems, Waseda University

• FRANK Steven

  SpiritCreatives

• Zang Chengjie

  Waseda Univ. Kitakyushu‐shi Jpn

• Imai Shigeki

  Sharp Corporation

• Zang Chengjie

  Graduate School Of Information Production And Systems Waseda University

• Kimura Shinji

  Graduate School Of Engineering Nagoya University

関連論文

• Digital Rosetta Stone : A Sealed Permanent Memory with Inductive-Coupling Power and Data Link
• Exact Minimization of Free BDDs and Its Application to Pass-Transistor Logic Optimization (Special Section on VLSI Design and CAD Algorithms)
• Hardware Synthesis from C Programs with Estimation of Bit Length of Variables (Special Section on VLSI Design and CAD Algorithms)
• Timing Verification of Sequential Logic Circuits Based on Controlled Multi-Clock Path Analysis (Special Section on VLSI Design and CAD Algorithms)
• Selective Low-Care Coding : A Means for Test Data Compression in Circuits with Multiple Scan Chains(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• The Optimal Architecture Design of Two-Dimension Matrix Multiplication Jumping Systolic Array
• Fine-Grained Power Gating Based on the Controlling Value of Logic Elements
• Fine-grained power gating based on the controlling value of logic gates (VLSI設計技術)
• Fine-grained power gating based on the controlling value of logic gates (システムLSI設計技術)
• Finite Input-Memory Automaton Based Checker Synthesis of System Verilog Assertions for FPGA Prototyping
• _
• Issue Mechanism for Embedded Simultaneous Multithreading Processor
• FPGA prototyping of a simultaneous multithreading processor (第21回 回路とシステム軽井沢ワークショップ論文集) -- (FPGAを用いた組込みシステム)
• Issue mechanism for embedded simultaneous multithreading processor (第20回 回路とシステム軽井沢ワークショップ論文集) -- (アーキテクチャ設計と低電力化)
• Multi-Cycle Path Detection Based on Propositional Satisfiability with CNF Simplification Using Adaptive Variable Insertion (Special Section on VLSI Design and CAD Algorithms)
• Bit Length Optimization of Fractional Part on Floating to Fixed Point Conversion for High-Level Synthesis(Logic and High Synthesis)(VLSI Design and CAD Algorithms)
• Look Up Table Compaction Based on Folding of Logic Functions(Special Section on VLSI Design and CAD Algorithms)
• A Built-in Reseeding Technique for LFSR-Based Test Pattern Generation(Timing Verification and Test Generation)(VLSI Design and CAD Algorithms)
• A Built-in Reseeding Technique for LFSR-Based Test Pattern Generation
• RAY-SPACE CODING USING SINUSOIDAL STRUCTURE IN CIRCULAR CAMERA ARRANGEMENT(International Workshop on Advanced Image Technology 2006)
• Bit-Length Optimization Method for High-Level Synthesis Based on Non-linear Programming Technique(System Level Design,VLSI Design and CAD Algorithms)
• A Selective Scan Chain Reconfiguration through Run-Length Coding for Test Data Compression and Scan Power Reduction(Test)(VLSI Design and CAD Algorithms)
• A Hybrid Dictionary Test Data Compression for Multiscan-Based Designs(Test)(VLSI Design and CAD Algorithms)
• Parasitic Capacitance Modeling for Non-Planar Interconnects in Liquid Crystal Displays(Parasitics and Noise)(VLSI Design and CAD Algorithms)
• Unified Dual-Radix Architecture for Scalable Montgomery Multiplications in GF(P) and GF(2^n)
• Optimizing Controlling-Value-Based Power Gating with Gate Count and Switching Activity
• Coverage Estimation Using Transition Perturbation for Symbolic Model Checking in Hardware Verification(Simulation and Verification,VLSI Design and CAD Algorithms)
• Structural Coverage of Traversed Transitions for Symbolic Model Checking
• Structural Coverage of Traversed Transitions for Symbolic Model Checking
• Structural Coverage of Traversed Transitions for Symbolic Model Checking
• Structural Coverage of Traversed Transitions for Symbolic Model Checking
• Power Optimization of Sequential Circuits Using Switching Activity Based Clock Gating
• Checker circuit generation for System Verilog Assertions in prototyping verification (システムLSI設計技術)
• Efficient Hybrid Grid Synthesis Method Based on Genetic Algorithm for Power/Ground Network Optimization with Dynamic Signal Consideration
• FOREWORD
• Automatic Multi-Stage Clock Gating Optimization Using ILP Formulation
• Multi-Operand Adder Synthesis Targeting FPGAs
• On Gate Level Power Optimization of Combinational Circuits Using Pseudo Power Gating
• Power Efficient Design of Arithmetic Circuits Based on Embedded Memory Blocks in FPGA
• Write Control Method for Nonvolatile Flip-Flops Based on State Transition Analysis
• An Exact Approach for GPC-Based Compressor Tree Synthesis
• Dual-Stage Pseudo Power Gating with Advanced Clustering Algorithm for Gate Level Power Optimization

もっと見る 閉じる

スポンサーリンク