Amorphous Channel SESO Memory with Good Logic Process Compatibility for Low-power High-density Embedded RAM
スポンサーリンク
概要
- 論文の詳細を見る
- 2005-09-13
著者
-
Sano Toshiaki
Renesas Northern Japan Semiconductor Inc.
-
WATANABE Takao
Central Research Laboratory, Hitachi Ltd.
-
MINE Toshiyuki
Central Research Laboratory, Hitachi, Ltd.
-
Ishii Tomoyuki
Central Research Laboratory, Hitachi Ltd.
-
Ishii Tomoyuki
Central Research Laboratory Hitachi Ltd.
-
Mine T
Central Research Laboratory Hitachi Ltd.
-
Mine Toshiyuki
Central Research Laboratory Hitachi Ltd
-
KAMESHIRO Norifumi
Central Research Laboratory, Hitachi, Ltd.
-
Kameshiro Norifumi
Central Research Laboratory Hitachi Ltd.
-
Watanabe Takao
Central Research Lab. Hitachi Ltd.
関連論文
- Low-Power and High-Speed Advantages of DRAM-Logic Integration for Multimedia Systems (Special Issue on Low-Power and High-Speed LSI Technologies)
- Electro-Luminescence from Ultra-Thin Silicon
- 単一電子メモリの現状と将来
- A 128Mb Single-Electron Memory
- Estimation of the Thickness of Ultrathin Silicon Nitride Films by X-Ray Photoelectron Spectroscopy
- Amorphous Channel SESO Memory with Good Logic Process Compatibility for Low-power High-density Embedded RAM
- Roles of Surface Functional Groups on TiN and SiN Substrates in Resist Pattern Deformations
- Investigation of Resist Pattern Deformation in Chemical Amplification Resists on SiN_x Substrates
- Characterization of One-Dimensional Conduction in an Ultra-Thin Poly-Si Wire
- The Umbrella Cell : A High-Density 2T Cell for SOC Applications(Memory, Low-Power LSI and Low-Power IP)
- The Advantages of a DRAM-Based Digital Architecture for Low-Power, Large-Scale Neuro-Chips
- 3-D CG Media Chip : An Experimental Single-Chip Architecture for Three-Dimensional Computer Graphics (Special Issue on Multimedia, Analog and Processing LSIs)
- A Novel Laser Annealing Process for Advanced CMOS with Suppressed Gate Depletion and Ultra-shallow Junctions
- Electro-Luminescence from Ultra-Thin Silicon
- Effects of Thin Film Interference on Junction Activation during Sub-Millisecond Annealing
- Novel Laser Annealing Process for Advanced Complementary Metal Oxide Semiconductor Devices with Suppressed Polycrystalline Silicon Gate Depletion and Ultra shallow Junctions
- Electron Trap Characteristics of Silicon Rich Silicon Nitride Thin Films
- Investigation of Relationship between Interface State and Random Telegraph Noise Using Metal-Oxide-Semiconductor Field-Effect Transistors Fabricated on Si(100), (110), and (111) Substrates
- Light Detection and Emission in Germanium-on-Insulator Diodes
- State Transition of a Defect Causing Random-Telegraph-Noise Fluctuation in Stress-Induced Leakage Current of Thin SiO
- State Transition of a Defect Causing Random-Telegraph-Noise Fluctuation in Stress-Induced Leakage Current of Thin SiO₂ Films in a Metal-Oxide-Silicon Structure
- Characterization and Modeling of Voltage and Temperature Dependence of Capacitance in Al2O3-Laminated Ta2O5 Metal–Insulator–Metal Capacitor