Characterization and Modeling of Voltage and Temperature Dependence of Capacitance in Al2O3-Laminated Ta2O5 Metal–Insulator–Metal Capacitor
スポンサーリンク
概要
- 論文の詳細を見る
Metal–insulator–metal (MIM) capacitors with Al2O3-laminated Ta2O5 insulators are fabricated and characterized in terms of voltage linearity and temperature linearity. Voltage dependence of capacitance in the laminated capacitor is dominated by the capacitance change in the Al2O3 layer. Therefore, the voltage-linearity coefficients of the laminated capacitor can be predicted using the coefficient of the single-layer Al2O3 capacitor and the effective oxide thickness ($\mathit{EOT}$) of the laminated capacitor. Moreover, the temperature coefficient of capacitance ($\mathit{TCC}$) is not dominated by an interface characteristic, but by a bulk characteristic of the insulators. We propose a model that the $\mathit{TCC}$ of the laminated capacitor can be given by a linear combination of the $\mathit{TCC}$ of each insulator and its $\mathit{EOT}$ ratio. The model has been validated by experimental data.
- INSTITUTE OF PURE AND APPLIED PHYSICSの論文
- 2007-05-15
著者
-
Mine Toshiyuki
Central Research Laboratory Hitachi Ltd
-
Mine Toshiyuki
Central Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo 185-8601, Japan
-
Takeda Kenichi
Central Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo 185-8601, Japan
-
Fujiwara Tsuyoshi
Micro Device Division, Hitachi, Ltd., Ome, Tokyo 198-8512, Japan
-
Ishikawa Tsuyoshi
Central Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo 185-8601, Japan
-
Imai Toshinori
Micro Device Division, Hitachi, Ltd., Ome, Tokyo 198-8512, Japan
関連論文
- 単一電子メモリの現状と将来
- Estimation of the Thickness of Ultrathin Silicon Nitride Films by X-Ray Photoelectron Spectroscopy
- Amorphous Channel SESO Memory with Good Logic Process Compatibility for Low-power High-density Embedded RAM
- Roles of Surface Functional Groups on TiN and SiN Substrates in Resist Pattern Deformations
- Investigation of Resist Pattern Deformation in Chemical Amplification Resists on SiN_x Substrates
- Characterization of One-Dimensional Conduction in an Ultra-Thin Poly-Si Wire
- A Novel Laser Annealing Process for Advanced CMOS with Suppressed Gate Depletion and Ultra-shallow Junctions
- Electro-Luminescence from Ultra-Thin Silicon
- Effects of Thin Film Interference on Junction Activation during Sub-Millisecond Annealing
- Novel Laser Annealing Process for Advanced Complementary Metal Oxide Semiconductor Devices with Suppressed Polycrystalline Silicon Gate Depletion and Ultra shallow Junctions
- Electron Trap Characteristics of Silicon Rich Silicon Nitride Thin Films
- Experimental Evidence for Involvement of Interface States in Random Telegraph Noise in Junction Leakage Current of MetalOxideSemiconductor Field-Effect Transistor
- Investigation of Relationship between Interface State and Random Telegraph Noise Using Metal-Oxide-Semiconductor Field-Effect Transistors Fabricated on Si(100), (110), and (111) Substrates
- Light Detection and Emission in Germanium-on-Insulator Diodes
- State Transition of a Defect Causing Random-Telegraph-Noise Fluctuation in Stress-Induced Leakage Current of Thin SiO
- State Transition of a Defect Causing Random-Telegraph-Noise Fluctuation in Stress-Induced Leakage Current of Thin SiO₂ Films in a Metal-Oxide-Silicon Structure
- Characterization and Modeling of Voltage and Temperature Dependence of Capacitance in Al2O3-Laminated Ta2O5 Metal–Insulator–Metal Capacitor