An Independent-Source Overdriven Sense Amplifier for Multi-Gigabit DRAM Array

スポンサーリンク

概要

論文の詳細を見る
2001-09-25

著者

関連論文

A Hierarchical Timing Adjuster Featuring Intermittent Measurement for Use in Low-Power DDR SDRAMs
A High-Endurance Read/Write Scheme for Half-V_cc Plate Nonvolatile DRAMs with Ferroelectric Capacitors(Special Issue on Nonvolatile Memories)
Long-Retention-Time, High-Speed DRAM Array with 12-F^2 Twin Cell for Sub 1-V Operation(Memory,Low-Power, High-Speed LSIs and Related Technologies)
A Robust Array Architecture for a Capacitorless MISS Tunnel-Diode Memory(Integrated Electronics)
The Advantages of a DRAM-Based Digital Architecture for Low-Power, Large-Scale Neuro-Chips
Bending Loss Characteristics of MQW Optical Waveguides (Special Issue on Optical Interconnection)
Relationship between Barrier Thickness and Crystal Quality in InGaAs/InGaAsP Strained Multi-Quantum Well Structure
Eliminating the Threshold-Voltage Offset of p-Channel Metal-Oxide-Semiconductor Field Effect Transistors in High-Density Dynamic Random Access Memory
An Independent-Source Overdriven Sense Amplifier for Multi-Gigabit DRAM Array
Resistive Switching Ion-Plug Memory for 32-nm Technology Node and Beyond
Eliminating the Threshold-Voltage Offset of p-Channel Metal-Oxide-Semiconductor Field Effect Transistors in High-Density Dynamic Random Access Memory
A Low-Vt Small-Offset Gated-Preamplifier for Sub-1-V DRAM Mid-Point Sensing
0.5-V 25-nm 6-T Cell with Boosted Word Voltage for 1-Gb SRAMs
A Low-V_t Small-Offset Gated-Preamplifier for Sub-1-V DRAM Mid-Point Sensing
Small-Sized Leakage-Controlled Gated Sense Amplifier for 0.5-V Multi-Gigabit DRAM Arrays
Fluctuation Tolerant Charge-Integration Read Scheme for Ultrafast DNA Sequencing with Nanopore Device

もっと見る

スポンサーリンク