Lui Basil | Epson Cambridge Laboratory, 8c King's Parade, Cambridge CB2 1SJ, United Kingdom

スポンサーリンク

概要

• Lui Basil On-Kitの詳細を見る
• 同名の論文著者
• Epson Cambridge Laboratory, 8c King's Parade, Cambridge CB2 1SJ, United Kingdomの論文著者

関連著者

• INOUE Satoshi

  Base Technology Research Center, Seiko Epson Corp.

• LUI Basil

  Epson Cambrodge Laboratory

• TAM Simon

  Epson Cambridge Laboratory

• Nozawa Ryoichi

  Base Technology Research Center Seiko Epson Corporation

• Migliorato Piero

  Department Of Engineering University Of Cambridge

• Shimoda Tatsuya

  Base Technology Research Center Seiko Epson Corporation

• Kimura Mutsumi

  Base Technology Research Center Seiko Epson Corporation

• Lui Basil

  Epson Cambridge Laboratory, 8c King's Parade, Cambridge CB2 1SJ, United Kingdom

• 木村 睦

  龍谷大学電子情報学科

• 井上 聡

  セイコーエプソン株式会社フロンティアデバイス研究所

• 下田 達也

  Center For Nano Materials And Technology Japan Advanced Institute Of Science And Technology

• 木村 睦

  Department Of Electronics And Informatics Ryukoku University

• SHIMODA Tatsuya

  Seiko Epson Corporation

• TAM Simon

  Cambridge Research Laboratory of Epson

• 野澤 陵一

  セイコーエプソン株式会社OLED技術開発部

• Lui BaSil

  エプソンケンブリッジ研究所

• Migliorato Piero

  ケンブリッジ大学工学部

• Tam S

  Cambridge Research Laboratory Of Epson

• Lui B

  Epson Cambridge Lab. Cambridge Gbr

• SHIMODA Tatsuya

  Base Technology Research Center, Seiko Epson Corp.

• KIMURA Mutsumi

  Base Technology Research Center, Seiko Epson Corporation

• NOZAWA Ryoichi

  Base Technology Research Center, Seiko Epson Corporation

• MIGLIORATO Piero

  Department of Engineering, University of Cambridge

• Kimura Mutsumi

  Ryukoku University:innovative Materials And Processing Research Center

• Migliorato Piero

  Univ. Cambridge Cambridge Gbr

• Shimoda Tatsuya[

  Base Technology Research Center Seiko Epson Corporation

• Inoue S

  Seiko Epson Corporation

• 木村 睦

  龍谷大学 理工学部 電子情報学科

• 下田 達也

  Seiko Epson Corporation

• Tam Simon

  Epson Cambridge Laboratory, 8c King's Parade, Cambridge CB2 1SJ, United Kingdom

• Migliorato Piero

  Department of Engineering, University of Cambridge, Trumpington Street, Cambridge CB2 1PZ, United Kingdom

もっと見る 閉じる

著作論文

• Extraction of Trap States at the Oxide-Silicon Interface and Grain Boundary for Polycrystalline Silicon Thin-Film Transistors : Semiconductors
• Extraction of Trap States at the Oxide-Silicon Interface and Grain Boundary in Polycrystalline Silicon Thin-Film Transistors

スポンサーリンク