Analytical Approach for Enhancement of n-Channel Metal--Oxide--Semiconductor Field-Effect Transistor Performance with Carbon-Doped Source/Drain Formed by Molecular Carbon Ion Implantation and Laser Annealing
スポンサーリンク
概要
- 論文の詳細を見る
Enhancement of n-channel metal--oxide--semiconductor field-effect transistor (nMOSFET) performance with a carbon-doped source/drain (Si:C-S/D) was approached analytically for the first time. Si:C-S/D was formed by molecular carbon (C7Hx) ion implantation and laser annealing. C7Hx implantation forms a smooth interface between Si:C layers and Si substrates, and laser annealing also achieves a high carbon concentration of substitution. The channel strain with Si:C-S/D was successfully measured by UV Raman spectroscopy using a particular test pattern. The thick Si:C-S/D layer and the high carbon concentration of substitution produce a large strain at the channel region. It was confirmed that the performance of nMOSFETs is effectively improved by strained Si:C-S/D. These analytical approaches are quite valuable for promoting the development of strained nMOSFETs with Si:C-S/D.
- 2011-04-25
著者
-
MIURA Noriko
Renesas Technology Corp.
-
Asai Koyu
Renesas Electronics Corporation, Hitachinaka, Ibaraki 312-8504, Japan
-
Asai Koyu
Renesas Electronics Corporation, 751 Horiguchi, Hitachinaka, Ibaraki 312-8504, Japan
-
Yamaguchi Tadashi
Renesas Technology Corp., 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Fujisawa Masahiko
Renesas Electronics Corporation, Hitachinaka, Ibaraki 312-8504, Japan
-
Maekawa Kazuyoshi
Renesas Electronics Corporation, Hitachinaka, Ibaraki 312-8504, Japan
-
Maekawa Kazuyoshi
Renesas Electronics Corporation, 751 Horiguchi, Hitachinaka, Ibaraki 312-8504, Japan
-
Eikyu Katsumi
Renesas Electronics Corporation, Hitachinaka, Ibaraki 312-8504, Japan
-
Yamashita Tomohiro
Renesas Electronics Corporation, Hitachinaka, Ibaraki 312-8504, Japan
-
Kawasaki Yoji
Renesas Electronics Corporation, Hitachinaka, Ibaraki 312-8504, Japan
-
Mizuo Mariko
Renesas Semiconductor Engineering Corporation, Itami, Hyogo 664-0005, Japan
-
Tsuchimoto Jun-ichi
Renesas Electronics Corporation, Hitachinaka, Ibaraki 312-8504, Japan
-
Miura Noriko
Renesas Electronics Corporation, Hitachinaka, Ibaraki 312-8504, Japan
-
Yamaguchi Tadashi
Renesas Electronics Corporation, Hitachinaka, Ibaraki 312-8504, Japan
-
Yamaguchi Tadashi
Renesas Electronics Corporation, 751 Horiguchi, Hitachinaka, Ibaraki 312-8504, Japan
関連論文
- Influence of Cu-Ion Migration and Fine-Line Effect on Time-Dependent Dielectric Breakdown Lifetime of Cu Interconnects
- Suppression of Boron Penetration from Source/Drain-Extension to Improve Gate Leakage Characteristics and Gate-Oxide Reliability for 65-nm Node CMOS and Beyond
- Advanced Air Gap Process for Multi-Level-Cell Flash Memories Reducing Threshold Voltage Interference and Realizing High Reliability
- Analytical Approach for Enhancement of n-Channel Metal--Oxide--Semiconductor Field-Effect Transistor Performance with Carbon-Doped Source/Drain Formed by Molecular Carbon Ion Implantation and Laser Annealing
- Characterizations of NiSi2-Whisker Defects in n-Channel Metal–Oxide–Semiconductor Field-Effect Transistors with $\langle 110\rangle$ Channel on Si(100)
- Analysis of sidewall damage layer in low-k film using the interline dielectric capacitance measurements (Special issue: Advanced metallization for ULSI applications)
- Narrow Line Effect of Nickel Silicide on p+ Active Lines and Its Suppression by Fluorine Ion Implantation
- Anomalous Nickel Silicide Encroachment in n-Channel Metal–Oxide–Semiconductor Field-Effect Transitors on Si(110) Substrates and Its Suppression by Si+ Ion-Implantation Technique
- Performance of Cu Dual-Damascene Interconnects Using a Thin Ti-Based Self-Formed Barrier Layer for 28 nm Node and Beyond
- Polymorphs Discrimination of Nickel Silicides in Device Structure by Improved Analyses of Low Loss Electron Energy Loss Spectrum
- Suppression of Stress-Induced Voiding by Controlling Microstructure of Cu Electroplated Films
- Influence of Cu-Ion Migration and Fine-Line Effect on Time-Dependent Dielectric Breakdown Lifetime of Cu Interconnects
- Stress Analysis for Chip–Package Interaction of Cu/Low-$k$ Multilayer Interconnects
- Suppression of Stress-Induced Voiding by Controlling Microstructure of Cu Electroplated Films