Stress Analysis for Chip–Package Interaction of Cu/Low-$k$ Multilayer Interconnects

スポンサーリンク

概要

• 論文の詳細を見る

• Delamination failure of a low-$k$ interlayer dielectric (ILD) layer of Cu/low-$k$ multilayer interconnects during a thermal cycle test was investigated by mechanical stress simulation. A three-dimensional (3D) multilevel modeling method was used to analyze the stress that occurred in a fine-scale film stack in a large-scale package. The maximum stress occurred at the low-$k$/cap film interface that was located at the bottom surface of the low-$k$ ILD layer. This maximum-stress interface coincides with the interface where the delamination occurred. Using this method, the effects of the number of ILD layers, the Young's modulus of the ILD, and the package type on the failure were investigated. This method is useful for reducing delamination failure.

• Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
• 2010-05-25

著者

• Kumagai Yukihiro

  Mechanical Engineering Research Laboratory Hitachi Lid.

• Ohta Hiroyuki

  Mechanical Engineering Research Laboratory Hitachi Ltd.

• Fujisawa Masahiko

  Renesas Electronics Corporation, Hitachinaka, Ibaraki 312-8504, Japan

• Takeshi Iwamoto

  Renesas Technology Corp., 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan

• Yukihiro Kumagai

  Mechanical Engineering Research Laboratory, Hitachi, Ltd., 832-2 Horiguchi, Hitachinaka, Ibaraki 312-0034, Japan

• Akihiko Ohsaki

  Renesas Technology Corp., 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan

関連論文

• Stress Analysis of Transistor Structures Considering the Internal Stress of Thin Films
• Analytical Approach for Enhancement of n-Channel Metal--Oxide--Semiconductor Field-Effect Transistor Performance with Carbon-Doped Source/Drain Formed by Molecular Carbon Ion Implantation and Laser Annealing
• Stress Analysis in Silicon Substrates during Thermal Oxidation
• Residual Stress in Silicon Substrate with Shallow Trenches on Surface after Local Thermal Oxidation
• Residual Stress Measurement in Silicon Substrates after Thermal Oxidation
• Thermal Stability of Pt Bottom Electrodes for Ferroelectric Capacitors
• Analysis of sidewall damage layer in low-k film using the interline dielectric capacitance measurements (Special issue: Advanced metallization for ULSI applications)
• B24-072 STRESS-OPTIMIZATION DESIGN OF A THIN-FILM SEMICONDUCTOR DEVICE
• METHOD FOR PREDICTION OF DISLOCATION GENERATION IN SILICON SUBSTRATES OF SEMICONDUCTOR DEVICES
• Strain-Controlled Laterally Diffused Metal–Oxide–Semiconductor Transistor Utilizing Buried-Polysilicon Sinker as Stressor
• Suppression of Stress-Induced Voiding by Controlling Microstructure of Cu Electroplated Films
• Stress Analysis for Chip–Package Interaction of Cu/Low-$k$ Multilayer Interconnects
• Suppression of Stress-Induced Voiding by Controlling Microstructure of Cu Electroplated Films

もっと見る 閉じる

スポンサーリンク