Dynamically Function-Programmable Bus Architecture for High-Throughput Intra-Chip Data Transfer(<Special Section>New System Paradigms for Integrated Electronics)
スポンサーリンク
概要
- 論文の詳細を見る
A new common-bus architecture with temporal and spatial parallel access capabilities under wire-resource constraint is proposed to transfer vast quantities of data between modules inside a VLSI chip. Since bus controllers are distributed into modules, the proposed bus architecture can directly transfer data from one module to another without any central bus control unit like a Direct Memory Access (DMA) controller, which enables to reduce communication steps for data transfer between modules. Moreover, when a start address and the number of block data in both source/destination modules are determined at the first step of a data-transfer scheme, no additional address setting for the data transfer is required in the rest of the scheme, which allows us to use all the wire resources as only the "data bus." Therefore, the bus function is dynamically programmed, which results in achieving high throughput of bus communication. For example, in case of a 64-line common bus, it is evaluated that the maximum data throughput in the proposed architecture with dynamic bus-function programming is four times higher than that in the conventional DMA bus architecture with fixed 32-bit-address/32-bit-data buses.
- 社団法人電子情報通信学会の論文
- 2004-11-01
著者
-
HANYU Takahiro
Research Institute of Electrical Communication, Tohoku University
-
望月 明
Research Institute Of Electrical Communication Tohoku University
-
Hanyu Takahiro
Research Institute Of Electrical Communication Tohoku University
-
TAKEUCHI Takashi
Research Laboratory of Komatsu Factory Co., Ltd.
-
MOCHIZUKI Akira
Research Institute of Electrical Communication, Tohoku University
-
Mochizuki Akira
The Research Institute Of Electrical Communication Tohoku University
-
Takeuchi Takashi
Research Institute Of Electrical Communication Tohoku University
-
Takeuchi Takashi
Research And Development Center Oita University
関連論文
- Highly Reliable Multiple-Valued One-Phase Signalling for an Asynchronous On-Chip Communication Link
- Power-Aware Asynchronous Peer-to-Peer Duplex Communication System Based on Multiple-Valued One-Phase Signaling
- High-Throughput Bit-Serial LDPC Decoder LSI Based on Multiple-Valued Asynchronous Interleaving
- 差動対電流モード多値回路と高速・高信頼算術演算VLSIシステムへの応用(回格技術(一般,超高速・低電力・高機能を目指した新アーキテクチャ))
- 相補形TMR/トランジスタネットワークを活用した低消費電力ロジックインメモリVLSI(新メモリ技術,メモリ応用技術,一般)
- C-12-11 多値差動ロジックに基づく高性能部分積生成回路の構成(C-12. 集積回路B(ディジタル), エレクトロニクス2)
- Synthesis of Spatial 5-Link Path Generator : Part 1, Two Couplers Joined by a Spherical Pair
- Design and Evaluation of a 54×54-bit Multiplier Based on Differential-Pair Circuitry(Digital,Low-Power, High-Speed LSIs and Related Technologies)
- Design of a Low-Power Quaternary Flip-Flop Based on Dynamic Differential Logic(Novel Device Architectures and System Integration Technologies)
- TMR-Based Logic-in-Memory Circuit for Low-Power VLSI(Papers Selected from ITC-CSCC 2004)
- Dynamically Function-Programmable Bus Architecture for High-Throughput Intra-Chip Data Transfer(New System Paradigms for Integrated Electronics)
- Low-Power Motion-Vector Detection VLSI Processor Based on Pass-Gate Logic with Dynamic Supply-Voltage/Clock-Frequency Scaling(New System Paradigms for Integrated Electronics)
- Low-Power Multiple-Valued Current-Mode Logic Using Substrate Bias Control(Low-Power System LSI, IP and Related Technologies)
- SC-11-11 基板バイアス制御に基づく低電力多値集積回路の構成(SC-11.新概念VLSI : 先進アーキテクチャ,新回路,デバイス技術)
- 自律分散制御に基づくチップ内高速データ転送方式(LSIシステムの実装・モジュール化技術及びテスト技術,一般)
- 自律分散制御に基づくチップ内高速データ転送方式(LSIシステムの実装・モジュール化技術及びテスト技術,一般)
- V850コア内蔵ASCPの開発 (半導体デバイス特集) -- (コンピュ-タ関連デバイス)
- 1.5Vソース結合形電流モード多値集積回路とその高速パイプライン乗算器への応用
- 低電圧高速電流モード多値集積回路
- ソース結合形電流モード多値集積回路とパイプライン乗算器への応用
- Design and Evaluation of a NULL-Convention Circuit Based on Dual-Rail Current-Mode Differential Logic(Novel Device Architectures and System Integration Technologies)
- Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions
- General Acid-Promoted Hydrolysis of Phosphate Ester in [Zn^(bnp)(tpa)]ClO_4)(tpa=tris(2-pysidylmethyl)amine, bnp=bis(p-nitro-phenyl) phosphate); Plausible Functional Model for P1 Nuclease
- Highly Reliable Multiple-Valued One-Phase Signalling for an Asynchronous On-Chip Communication Link
- Differential Operation Oriented Multiple-Valued Encoding and Circuit Realization for Asynchronous Data Transfer(New System Paradigms for Integrated Electronics)
- Highly Reliable Multiple-Valued Current-Mode Comparator Based on Active-Load Dual-Rail Operation
- Energy-Aware Multiple-Valued Current-Mode Sequential Circuits Using a Completion-Detection Scheme
- Implementation of a High-Speed Asynchronous Data-Transfer Chip Based on Multiple-Valued Current-Signal Multiplexing(Novel Device Architectures and System Integration Technologies)
- High-throughput CAM based on a synchronous overlapped search scheme
- Open-Fault Resilient Multiple-Valued Codes for Reliable Asynchronous Global Communication Links
- Special Section on Novel Device Architectures and System Integration Technologies