Highly Reliable Multiple-Valued One-Phase Signalling for an Asynchronous On-Chip Communication Link
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents highly reliable multiple-valued one-phase signalling for an asynchronous on-chip communication link under process, supply-voltage and temperature variations. New multiple-valued dual-rail encoding, where each code is represented by the minimum set of three values, makes it possible to perform asynchronous communication between modules with just two wires. Since an appropriate current level is individually assigned to the logic value, a sufficient dynamic range between adjacent current signals can be maintained in the proposed multiple-valued current-mode (MVCM) circuit, which improves the robustness against the process variation. Moreover, as the supply-voltage and the temperature variations in smaller dimensions of circuit elements are dominated as the common-mode variation, a local reference voltage signal according to the variations can be adaptively generated to compensate characteristic change of the MVCM-circuit component. As a result, the proposed asynchronous on-chip communication link is correctly operated in the operation range from 1.1V to 1.4V of the supply voltage and that from −50°C to 75°C under the process variation of 3σ. In fact, it is demonstrated by HSPICE simulation in a 0.13-µm CMOS process that the throughput of the proposed circuit is enhanced to 435% in comparison with that of the conventional 4-phase asynchronous communication circuit under a comparable energy dissipation.
著者
-
ONIZAWA Naoya
Research Institute of Electrical Communication, Tohoku University
-
HANYU Takahiro
Research Institute of Electrical Communication, Tohoku University
関連論文
- Highly Reliable Multiple-Valued One-Phase Signalling for an Asynchronous On-Chip Communication Link
- Power-Aware Asynchronous Peer-to-Peer Duplex Communication System Based on Multiple-Valued One-Phase Signaling
- High-Throughput Bit-Serial LDPC Decoder LSI Based on Multiple-Valued Asynchronous Interleaving
- Design and Evaluation of a 54×54-bit Multiplier Based on Differential-Pair Circuitry(Digital,Low-Power, High-Speed LSIs and Related Technologies)
- Design of a Low-Power Quaternary Flip-Flop Based on Dynamic Differential Logic(Novel Device Architectures and System Integration Technologies)
- TMR-Based Logic-in-Memory Circuit for Low-Power VLSI(Papers Selected from ITC-CSCC 2004)
- Dynamically Function-Programmable Bus Architecture for High-Throughput Intra-Chip Data Transfer(New System Paradigms for Integrated Electronics)
- Low-Power Motion-Vector Detection VLSI Processor Based on Pass-Gate Logic with Dynamic Supply-Voltage/Clock-Frequency Scaling(New System Paradigms for Integrated Electronics)
- Low-Power Multiple-Valued Current-Mode Logic Using Substrate Bias Control(Low-Power System LSI, IP and Related Technologies)
- Design and Evaluation of a NULL-Convention Circuit Based on Dual-Rail Current-Mode Differential Logic(Novel Device Architectures and System Integration Technologies)
- Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions
- Differential Operation Oriented Multiple-Valued Encoding and Circuit Realization for Asynchronous Data Transfer(New System Paradigms for Integrated Electronics)
- Open-Fault Resilient Multiple-Valued Codes for Reliable Asynchronous Global Communication Links
- Special Section on Novel Device Architectures and System Integration Technologies