Energy-Aware Multiple-Valued Current-Mode Sequential Circuits Using a Completion-Detection Scheme
スポンサーリンク
概要
- 論文の詳細を見る
A multiple-valued current-mode (MVCM) circuit using current-flow control is proposed for a power-greedy sequential linear-array system. Whenever operation is completed in processing element (PE) at the present stage, every possible current source in the PE at the previous stage is cut off, which greatly reduces the wasted power dissipation due to steady current flows during standby states. The completion of the operation can be easily detected using “operation monitor” that observes input and output signals at latches, and that generates control signal immediately at the time completed. Since the wires of data and control signals are shared in the proposed MVCM circuit, no additional wires are required for current-flow control. In fact, it is demonstrated that the power consumption of the MVCM circuit using the proposed method is reduced to 53 percent in comparison with that without current-source control.
- （社）電子情報通信学会の論文
- 2010-08-01
著者
-
MATSUURA Takashi
Research Institute of Electrical Communication, Tohoku University
-
Hanyu Takahiro
Research Institute Of Electrical Communication Tohoku University
-
Shirahama Hirokatsu
Research Institute Of Electrical Communication Tohoku University
-
Matsuura Takashi
Research Institute Of Electrical Communication Tohoku University
-
NATSUI Masanori
Research Institute of Electrical Communication, Tohoku University
-
Natsui Masanori
Research Institute Of Electrical Communication Tohoku University
関連論文
- Low-Frequency Noise in Si_Ge_x p-Channel Metal Oxide Semiconductor Field-Effect Transistors : Semiconductors
- Power-Aware Asynchronous Peer-to-Peer Duplex Communication System Based on Multiple-Valued One-Phase Signaling
- High-Throughput Bit-Serial LDPC Decoder LSI Based on Multiple-Valued Asynchronous Interleaving
- Design and Evaluation of a 54×54-bit Multiplier Based on Differential-Pair Circuitry(Digital,Low-Power, High-Speed LSIs and Related Technologies)
- Design of a Low-Power Quaternary Flip-Flop Based on Dynamic Differential Logic(Novel Device Architectures and System Integration Technologies)
- TMR-Based Logic-in-Memory Circuit for Low-Power VLSI(Papers Selected from ITC-CSCC 2004)
- Dynamically Function-Programmable Bus Architecture for High-Throughput Intra-Chip Data Transfer(New System Paradigms for Integrated Electronics)
- Low-Power Motion-Vector Detection VLSI Processor Based on Pass-Gate Logic with Dynamic Supply-Voltage/Clock-Frequency Scaling(New System Paradigms for Integrated Electronics)
- Low-Power Multiple-Valued Current-Mode Logic Using Substrate Bias Control(Low-Power System LSI, IP and Related Technologies)
- Design and Evaluation of a NULL-Convention Circuit Based on Dual-Rail Current-Mode Differential Logic(Novel Device Architectures and System Integration Technologies)
- Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions
- Highly Reliable Multiple-Valued One-Phase Signalling for an Asynchronous On-Chip Communication Link
- Differential Operation Oriented Multiple-Valued Encoding and Circuit Realization for Asynchronous Data Transfer(New System Paradigms for Integrated Electronics)
- Highly Reliable Multiple-Valued Current-Mode Comparator Based on Active-Load Dual-Rail Operation
- Energy-Aware Multiple-Valued Current-Mode Sequential Circuits Using a Completion-Detection Scheme
- Implementation of a High-Speed Asynchronous Data-Transfer Chip Based on Multiple-Valued Current-Signal Multiplexing(Novel Device Architectures and System Integration Technologies)
- High-throughput CAM based on a synchronous overlapped search scheme
- Open-Fault Resilient Multiple-Valued Codes for Reliable Asynchronous Global Communication Links
- Special Section on Novel Device Architectures and System Integration Technologies