Dedicated Design of Motion Estimator with Bits Truncation Fast Algorithm(Special Section on Digital Signal Processing)
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, a dedicated hardware design for motion estimation LSI of MPEG2 is presented. Combining our bits truncation adaptive pyramid(BTAP) algorithm with Window-MSPA architecture, the hardware cost is tremendously reduced without PSNR performance degradation for mean pyramid algorithm. The core of the test chip working at 83MHz, performs a search range of ±67 for image size of 1920 × 1152 and achieves video rate of 60 field/s. It can be used for HDTV purpose. The chip size is 4.8mm × 4.8mm with 0.5u 2-level metal CMOS technology. The result in this paper shows our promising future to realize one chip HDTV MPEG2 encoder.
- 社団法人電子情報通信学会の論文
- 1998-08-25
著者
-
Kunieda H
Department Of Communication And Integrated System Tokyo Institute Of Technology
-
Kunieda Hiroaki
Department Of Electrical And Electronic Engineering Tokyo Institute Of Technology
-
Kunieda H
Tokyo Inst. Technol. Tokyo Jpn
-
Kunieda Hiroaki
Department Of Communications And Integrated Systems Tokyo Institute Of Technology
-
Kunieda H
Tokyo Inst. Of Technol. Tokyo Jpn
-
Jiang Li
Department of Molecular Pathology, Institute of Gerontology, Nippon Medical School
-
Jiang L
Department Of Electrical And Electronic Engineering Tokyo Institute Of Technology
-
Jiang Li
Department Of Molecular Pathology Institute Of Gerontology Nippon Medical School
-
LI Dongju
Department of Electrical and Electronic Engineering, Tokyo Institute of Technology
-
HABA Shintaro
Department of Electrical and Electronic Engineering, Tokyo Institute of Technology
-
HONSAWEK Chawalit
Department of Electrical and Electronic Engineering, Tokyo Institute of Technology
-
Li Dongju
Department Of Communications And Integrated Systems Tokyo Institute Of Technology
-
Li D
Tokyo Inst. Technol. Tokyo Jpn
-
Haba Shintaro
Department Of Electrical And Electronic Engineering Tokyo Institute Of Technology
-
Honsawek Chawalit
Department Of Communications And Integrated Systems Tokyo Institute Of Technology
-
Jiang Li
Department Of Electrical And Electronic Engineering Tokyo Institute Of Technology
-
Li Dongju
Department Of Communication And Integrated System School Of Science And Engineering Tokyo Institute Of Technology
-
Kunieda Hiroaki
Department Of Communication And Integrated System School Of Science And Engineering Tokyo Institute Of Technology
-
Jiang Li
Department of Applied Physics and Materials Research Centre, The Hong Kong Polytechnic University, Hong Kong, P. R. China
関連論文
- Entropy Decoding Processor for Modern Multimedia Applications
- Mosaic-like distribution of endothelial cell antigens in capillaries and juxta-alveolar microvessels in the normal human lung
- Heterogeneous Distribution of Thrombomodulin and von Willebrand Factor in Endothelial Cells in the Human Pulmonary Microvessels
- Mosaic-like distribution of endothelial cell antigens in capillaries and juxta-alveolar microvessels in the normal human lung
- Routability Analysis of Bit-Serial Pipeline Datapaths (Special Section on VLSI Design and CAD Algorithms)
- New Rate Control Method with Minimum Skipped Frames for Very Low Delay in H.263+ Codec
- Low Cost SoC Design of H.264/AVC Decoder for Handheld Video Player
- A Multiprocessor SoC Architecture with Efficient Communication Infrastructure and Advanced Compiler Support for Easy Application Development
- Characteristics and modifying factors of asbestos-induced oxidative DNA damage
- Deletion and single nucleotide substitution at G:C in the kidney of gpt delta transgenic mice after ferric nitrilotriacetate treatment
- Design Optimization of VLSI Array Processor Architecture for Window Image Processing (Special Section on Digital Signal Processing)
- Dedicated Design of Motion Estimator with Bits Truncation Fast Algorithm(Special Section on Digital Signal Processing)
- Analysis of Pulse Responses of Multi-Conductor Transmission Lines by a Partitioning Technique (Special Section on VLSI Design and CAD Algorithms)
- Fast Fingerprint Classification Based on Direction Pattern(Image/Visual Signal Processing)(Digital Signal Processing)
- A Novel Fingerprint SoC with Bit Serial FPGA Engine (特集:システムLSIの設計技術と設計自動化)
- A New Approach for Datapath Synthesis of Application Specific Instruction Processor
- Automatic Synthesis of a Serial Input Multiprocessor Array (Special Section on VLSI Design and CAD Algorithms)
- Orientation Field Estimation for Embedded Fingerprint Authentication System
- Decomposition of Task-Level Concurrency on C Programs Applied to the Design of Multiprocessor SoC
- A Fingerprint Matching Using Minutia Ridge Shape for Low Cost Match-on-Card Systems(Digital Signal Processing)
- Binary Line-Pattern Algorithm for Embedded Fingerprint Authentication System(Image/Visual Signal Processing)(Digital Signal Processing)
- Systm-MSPA Design of H.263+ Video Encoder/Decoder LSI for Videotelephony Applications(Special Section on VLSI Design and CAD Algorithms)
- Unique Fingerprint-Image-Generation Algorithm for Line Sensors
- Elucidation of Asbestos-induced Mesothelial Carcinogenesis toward Its Prevention
- Bits Truncation Adaptive Pyramid Algorithm for Motion Estimation of MPEG2 (Special Section on Digital Signal Processing)
- Hydrogen as an Unstable Shallow Donor in Oxides
- Practical Orientation Field Estimation for Embedded Fingerprint Recognition Systems
- Narrow Fingerprint Sensor Verification with Template Updating Technique
- Optimized Communication and Synchronization for Embedded Multiprocessors Using ASIP Methodology
- A High Level Design of Reconfigurable and High-Performance ASIP Engine for Image Signal Processing
- Flexible and High Performance ASIPs for Pixel Level Image Processing and Two Dimensional Image Processing
- A Design of High Performance Parallel Architecture and Communication for Multi-ASIP Based Image Processing Engine