Fast Fingerprint Classification Based on Direction Pattern(Image/Visual Signal Processing)(<Special Section>Digital Signal Processing)
スポンサーリンク
概要
- 論文の詳細を見る
A new and fast fingerprint classification method based on direction patterns is presented in this paper. This method is developed to be applicable to today's embedded fingerprint authentication system, in which small area sensors are widely used. Direction patterns are well treated in the direction map at block level, where each block consists of 8 × 8 pixels. It is demonstrated that the search of directions pattern in specific area, generally called as pattern area, is able to classify fingerprints clearly and quickly. With our algorithm, the classification accuracy of 89% is achieved over 4000 images in the NIST-4 database, slightly lower than the conventional approaches. However, the classification speed is improved tremendously up to about 10 times as fast as conventional singular point approaches.
- 2004-08-01
著者
-
Kunieda H
Department Of Communication And Integrated System Tokyo Institute Of Technology
-
Kunieda Hiroaki
The Department Of Electrical And Electronics Engineering Tokyo Institute Of Technology
-
Kunieda H
Tokyo Inst. Of Technol. Tokyo Jpn
-
ISSHIKI Tsuyoshi
the Department of Electrical and Electronics Engineering, Tokyo Institute of Technology
-
Li Dongju
Department Of Communications And Integrated Systems Tokyo Institute Of Technology
-
Li D
Tokyo Inst. Technol. Tokyo Jpn
-
QI Jinqing
the Department of Communication and Integrated System, School of Science and Engineering, Tokyo Inst
-
LI Dongju
the Department of Communication and Integrated System, School of Science and Engineering, Tokyo Inst
-
Isshiki Tsuyoshi
Dept. Of Communications And Integrated Systems Tokyo Institute Of Technology
-
Isshiki Tsuyoshi
The Department Of Electrical And Electronics Engineering Tokyo Institute Of Technology
-
Qi Jinqing
The Department Of Communication And Integrated System School Of Science And Engineering Tokyo Instit
-
ISSHIKI Tsuyoshi
the Department of Communications and Integrated Systems, Tokyo Institute of Technology
-
KUNIEDA Hiroaki
the Department of Communications and Integrated Systems, Tokyo Institute of Technology
関連論文
- Entropy Decoding Processor for Modern Multimedia Applications
- Routability Analysis of Bit-Serial Pipeline Datapaths (Special Section on VLSI Design and CAD Algorithms)
- New Rate Control Method with Minimum Skipped Frames for Very Low Delay in H.263+ Codec
- Low Cost SoC Design of H.264/AVC Decoder for Handheld Video Player
- A Multiprocessor SoC Architecture with Efficient Communication Infrastructure and Advanced Compiler Support for Easy Application Development
- Design Optimization of VLSI Array Processor Architecture for Window Image Processing (Special Section on Digital Signal Processing)
- Dedicated Design of Motion Estimator with Bits Truncation Fast Algorithm(Special Section on Digital Signal Processing)
- Fast Fingerprint Classification Based on Direction Pattern(Image/Visual Signal Processing)(Digital Signal Processing)
- A Novel Fingerprint SoC with Bit Serial FPGA Engine (特集:システムLSIの設計技術と設計自動化)
- Automatic Synthesis of a Serial Input Multiprocessor Array (Special Section on VLSI Design and CAD Algorithms)
- Orientation Field Estimation for Embedded Fingerprint Authentication System
- Decomposition of Task-Level Concurrency on C Programs Applied to the Design of Multiprocessor SoC
- A Fingerprint Matching Using Minutia Ridge Shape for Low Cost Match-on-Card Systems(Digital Signal Processing)
- Binary Line-Pattern Algorithm for Embedded Fingerprint Authentication System(Image/Visual Signal Processing)(Digital Signal Processing)
- Systm-MSPA Design of H.263+ Video Encoder/Decoder LSI for Videotelephony Applications(Special Section on VLSI Design and CAD Algorithms)
- Unique Fingerprint-Image-Generation Algorithm for Line Sensors
- A New FPGA Architecture for High Performance Bit-Serial Pipeline Datapath
- Practical Orientation Field Estimation for Embedded Fingerprint Recognition Systems
- Narrow Fingerprint Sensor Verification with Template Updating Technique
- A Low-Cost and Energy-Efficient Multiprocessor System-on-Chip for UWB MAC Layer
- A High Level Design of Reconfigurable and High-Performance ASIP Engine for Image Signal Processing